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A new interferometer direction finding array architecture based on the
optimum symmetrical number system (OSNS) is presented. OSNS arrays are
capable of unambiguous high-resolution direction finding with as few as three
elements, with multiple baseline options. The OSNS DF antenna architecture being
investigated uses the OSNS to decompose the analog spatial filtering operation
into a number of parallel sub-operations (moduli) that are of smaller complexity.
One two-element interferometer is used for each sub-operation and only requires a
precision in accordance with its modulus. A much higher spatial resolution is
achieved after the sub-operations are recombined. By incorporating the OSNS
concept, the dynamic range of a specific configuration of antenna element spacings
and comparator arrangements can be analyzed exactly. In this thesis, the OSNS DF
antenna concept was demonstrated experimentally, by designing, fabricating and
measuring the performance of a three-element array at 8.5 GHz. These three
elements are grouped into two pairs (channels) according to the set of relatively
prime moduli (mi = 6, m2 = 1 1). A mixer is used to determine the phase difference
between each pair of elements. The output voltage from the mixer in each channel
is a symmetrical folding waveform that is DC biased and amplified using a
summing amplifier. The output voltage of the amplifier is amplitude analyzed using
a small comparator ladder. An EEPROM is used to recombine the results of these
low precision channels to yield the high resolution direction of arrival (DOA).
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A. DIRECTION FINDING ANTENNAS
In recent years, microwave passive direction finding (DF) has emerged as a distinct
technology apart from HF/VHF and radar associated DF methods. With the advent of
sophisticated high-performance anti-aircraft and anti-ship missile systems, electronic warfare
has been tasked with the problem of recognizing not just the threat but rather the state it is in:
acquisition, launch, and control or terminal guidance. The need for early warning and
protection has led to the development of complex electronic warfare protection suites and
radar warning receivers (RWR), both of which make extensive use of microwave passive DF
methods. [Ref. 1]
A direction finding (DF) system is a passive device that determines the direction of
arrival (DOA) of electromagnetic energy. It receives the incident electromagnetic wave,
processes the received signal, and determines the direction of the transmitting source [Ref.
2]. DF systems provide several important functions in modern electronic warfare (EW)
systems; they provide an emitter's bearing, or angle of arrival that can be used as an invariant
sorting parameter in the deinterleaving of agile pulsed radar signals and in separating closely
spaced communications emitters [Ref. 3]. DF systems are also used in a wide range of civilian
and other military systems to provide ah emitter's bearing [Ref. 4]. Applications include the
identification of radar and communication systems, navigation and targeting, law
enforcement, wildlife conservation, and signal intelligence [Ref. 4].
There are several desirable characteristics of a DF architecture. Among them are (1)
high accuracy, (2) small response time, (3) small size (minimum number of antenna elements),
(4) high resolution, (5) wide instantaneous bandwidth, and (6) wide instantaneous field of
view. [Ref. 4]
Accuracy depends directly on the probability of detection of a receiving system, which
depends upon false-alarm rate, type of receiver technique, the antenna system, and factors
established by the target such as range, scan, and time modulation factors. Response time
depends on the architecture used and the bandwidth. Other important performance metrics
are the processing gain and the probability of intercept (POI). The antenna is a critical
component of a DF system, and frequently is the limiting factor in the system performance.
The antenna size has also traditionally been a problem. For example, high frequency (HF) DF
arrays typically require a large spacing between the elements to obtain a fine spatial
resolution. The large spacing becomes a packaging problem due to platform restrictions.
[Ref. 4]
The DF systems are separated into three categories according to their aperture. They
are: small-aperture (or narrow-aperture), medium-aperture, and large-aperture (or wide-
aperture). Small-aperture systems generally have their aperture equal to half the wavelength
of the highest frequency, while the large-aperture region is considered to start from about
two times the wavelength. Medium-aperture systems are considered to start from 0.2 to 1 .2
wavelengths. [Ref. 2]
DF systems fall into the three main categories of scanning beam simultaneous-
multiple-beam, and interferometer techniques. The mechanically scanning beam requires only
a single receiver and exhibits high sensitivity due to the use of a directive antenna. This
technique has the disadvantage of having a low probability of intercept (POI). The
simultaneous-multiple-beam system uses an antenna, or several antennas, forming a number
of simultaneous beams, thereby retaining the high sensitivity of the scanning antenna
approach while providing a fast response. However, it requires many parallel receiving
channels, each with full frequency coverage. Interferometer systems, which by definition use
phase-comparison techniques, have the advantage of fast response, but generally use wide-
coverage antennas, which result in low sensitivity. In addition, they require relatively complex
microwave circuitry, which must maintain a precise phase match over a wide frequency band
under extreme environmental conditions. When high accuracy is required (on the order of 0.
1
to 1 degree); wide baseline interferometers are utilized with ambiguity resolving circuitry.
[Ref. 3]
The direction of arrival is mainly determined by one of three methods: (1) amplitude
response, (2) time delay, or (3) phase difference, or phase sampling. In all three methods the
angle of arrival of the electromagnetic wave is converted into a voltage, although the
technique for interpreting the voltage is different in each case. All three methods contain
ambiguities and limitations, which vary for each case. Also we have to keep in mind that the
direction finding procedure is subject to several kinds of errors, which can accumulate under
certain circumstances. [Ref. 5]
The amplitude response method mainly uses dipole-like antenna patterns to obtain the
DF information. A radiation pattern of a dipole looks like an "eight;" it is broad at the
maximum and sharp at the minimum. By rotating the dipole it is possible to find the direction
of the emitter with a relatively high accuracy; it will be the null position, where the voltage at
the antenna terminals goes to zero. There is a 180-degree ambiguity, because of the pattern
symmetry. If mechanical rotation of the dipole is not easy to accomplish, two dipoles
positioned so as to give orthogonal patterns can be used. [Ref. 5]
Time delay techniques generally use long baselines of multiple wavelengths.
Direction-of-Arrival information is obtained from the time difference between the arrival time
of an electromagnetic wave at two separated antennas on a baseline of distance d. Time





where <j> = angle of arrival ofthe electromagnetic wave.
Time delay, uses at least two antenna elements. This technique requires that one antenna be a
reference antenna that starts the time-interval measurement. Following this technique, the
direction of the emitter is obtained. [Ref. 2]
The phase sampled linear interferometer algorithm uses groups of antenna elements
with different spacings to obtain time-of-arrival relationships that translate into measurable
phase differences that are used to determine the angle of arrival. Since the distances from the
emitter to the two elements are not the same (except for the broadside case), the incident
wave arrives at the two antenna elements after traveling uneven path lengths, and thus it
arrives with a different phase. The direction resolving ability of the array generally increases
with the spacing between the elements. However, widely spaced elements give rise to
ambiguities in the direction estimate. The ambiguous measurements, from a widely spaced
pair of elements, are resolved by another more closely spaced baseline pair. In principle, there
is sufficient information from three elements to uniquely determine the angle of arrival to any
desired accuracy. The phase that is sampled is proportional to the spacing, the wavelength,
and the angle of incidence. Since the first two factors are constant, the DF information can be
obtained. [Ref. 4]
This, thesis describes the development and shows the results for a phase-sampled DF
array antenna based on the optimum symmetrical number system (OSNS). The OSNS DF
antenna architecture being investigated uses the OSNS to decompose the analog spatial
filtering operation into a number of parallel sub-operations (moduli) that are of smaller
complexity. One two-element interferometer is used for each sub-operation and only requires
a precision in accordance with its modulus. A much higher spatial resolution is achieved after
the spatial filtering results of the low precision sub-operations of all the OSNS moduli are
recombined. Symmetrical number systems have been used previously to increase the
efficiency of folding analog-to-digital converter architectures, efficiently encode digital
antenna links, and increase the resolvable bandwidth of 2- and 3-channel digital intercept
receivers. [Ref 6-10]
B. PRINCIPAL CONTRIBUTIONS
This thesis describes the development and shows the experimental results for a new
high-resolution phase-sampled DF array based on an Optimum Symmetrical Number System
(OSNS) encoding technique. The use of the symmetrically folding phase waveform provides
for a simple straightforward implementation.
The objective of this research is to experimentally investigate the fundamental OSNS
phased sampled DF antenna concepts by building a prototype and measuring its performance
in the anechoic chamber. The output of each channel is quantized using a small bank of
comparators. The comparator matching threshold voltages for each channel are non-
uniformly spaced. Using the binary outputs of the comparators an electrically erasable
programmable read-only memory (EEPROM) maps the transfer function of the OSNS DF
antenna and the DOA is determined.
An OSNS DF 2-channel antenna was designed having three separate antenna
elements: one primary element and two secondary ones. Each one of the elements is a
medium aperture radio direction finder that operates up to 8.5GHz. The output of the
primary element is mixed with the output of each of the two secondary elements thus forming
two output channels. The phase difference between the primary channel and the secondary
channel is converted to a voltage. In each channel, the output phase signals are symmetrically
folding waveforms with the folding period being a function of the channel modulus. The
antenna was constructed and tested in the anechoic chamber. A weighted summing amplifier
was designed, constructed, and connected to the mixer output of each channel in order to
shift and amplify the symmetrically folding waveforms coming out of each mixer. An analog-
to-digital conversion board, for each channel, was designed and constructed using
comparators as the main components for each board. The output of each weighted summing
amplifier is amplitude analyzed by this small group of comparators. The comparator outputs
represent the input phase response in a thermometer-like code that is eventually converted to
a compact digital representation of the DOA. The conversion requires a logic block that is
realized using an electrically erasable programmable read-only memory (EEPROM) Xicor
X28C256, which was programmed to provide the desired direction of arrival. A high
resolution DF is achieved after the N different SNS moduli are used and the results of these
low-precision channels are recombined to yield the DOA. Labview codes were written for
reading, and storing the data coming out of each part of the antenna structure.
A simulation, using Matlab, was developed to determine the expected results from the
design, construction, and expected testing of the OSNS DF array antenna hardware
simulation. A comparison between the experimental results and the simulation, are carried out
and show close agreement demonstrating the feasibility ofthe concept.
The resulting angle of arrival estimates contain quantization errors that increase with
the angle off of the electrical boresight. Also, the edge effects, that are present at the end-fire
locations, give erroneous results. The phase responses for both channels were aligned at an
input DOA of 50°. Encoding errors also appear when the sampled angle of arrival occurs
about the code transition points. These errors occur, which occur when some of the
comparators that is supposed to change state do not causing a large error in the resolved
DOA. Interpolation and other SNS encoding schemes are being investigated to eliminate
these occurrences.
C. THESIS OUTLINE
Chapter II presents a theoretical background material on the design and
implementation of the linear array antenna. The radiation behavior of the individual
rectangular aperture element is demonstrated. The equations giving the electric field at the
rectangular aperture element are derived from its excitation. A 2- and N-element linear array
antenna is investigated detailing the electric field pattern for each individual element and for
the array antenna as a whole. The array factor (AF) associated with the linear array is
derived. Chapter III describes the mathematical derivation of the phase difference between
the antenna elements, how this phase difference is related to the mixer voltage output, and
the determination of the direction of arrival of the signal from the source. Chapter IV is
devoted to the encoding of the phase response with the OSNS. First the OSNS preprocessing
is introduced. The OSNS antenna architecture is then derived including the inter-element
spacing, the folding period for each channel and the spatial resolution of the array. Chapter V
describes the process of converting the continuous-time (analog) signal to a digital sequence
using analog-to-digital converter (ADC) devices. The ADC samples and quantizes the analog
signal. Chapter VI describes the actual design and the fabrication of the direction finding
architecture. It begins with the design of the three main parts; the array antenna (the ground
plane and the individual components constructing the whole antenna), the weigthed summing
amplifier circuit, and the analog-to-digital converter, and the EEPROM. Individual
components such as the low noise amplifiers and the mixers were measured on the network
analyzer, and evaluated in the lab in order for their transfer response to be determined. The
binary code, the gray code and the hexadecimal code used for mapping the electrically
8
erasable programmable read-only memory to determine the DOA is also described. Chapter
VII presents the simulation results for each part of the architecture. Chapter VIII presents the
experimental anechoic chamber results including the voltage output of the mixer for each
channel, the voltage output of the weighted summing amplifier circuit, and the final results
coming out of the A/D conversion system. Chapter IX presents a summary and states some
conclusions and recommendations for future research. The Appendices provide the computer
codes developed, (Matlab, Labview), and other useful design data, and details for a better
understanding of the concept.
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II. LINEAR ARRAY ANTENNA ARCHITECTURES
A. INTRODUCTION TO ARRAY ANTENNAS
Usually the radiation pattern of a single element is relatively wide, and each
element provides low directivity (gain). In many applications it is necessary to design
antennas with very directive characteristics (very high gain). This can only be
accomplished by increasing the electrical size of the antenna. Enlarging the dimensions of
single elements often leads to more directive characteristics. Another way to enlarge the
dimensions of the antenna, without necessarily increasing the size of the individual
elements, is to form an assembly of radiating elements in an electrical and geometrical
configuration. The antenna formed by multi-elements is referred to as an array antenna, or
simply an array. In most cases, the elements of an array are identical, although this is not
necessary, it is often convenient, simpler, and more practical. The individual elements of
an array may be of any form (wires, apertures, etc.). [Ref. 1 1]
The total field of the array is determined by the vector addition of the fields
radiated by the individual elements, assuming that the current in each element is the same
as that of the isolated element. This is usually not the case and depends on the separation
between the elements. To provide very directive patterns, it is necessary that the fields
from the elements of the array interfere constructively (add) in the desired direction and
interfere destructively (cancel each other) in the remaining space. Ideally this can be
accomplished, but practically it is only approached. In an array of identical elements, there
are five controls that can be used to shape the overall pattern of the antenna. These are:
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1. The geometrical configuration of the overall array (linear, rectangular,
circular, spherical, etc.),
2. The relative displacement between the elements,
3. The excitation amplitude of the individual elements,
4. The excitation phase of the individual elements,
5. The relative pattern of the individual elements. [Ref. 11]
Placing the elements along a line forms the simplest, and one of the most practical
arrays. This arrangement is the conventional linear array configuration. In addition to
linear arrays (placing elements along a line), individual radiators can be positioned along a
rectangular grid to form a rectangular or planar array. Planar arrays provide additional
variables, which can be used to control and shape the pattern of the array. Planar arrays
are more versatile and can provide more symmetrical patterns with lower side lobes. In
addition, they can be used to scan the main beam ofthe antenna toward any point in space.
Applications include tracking radar, search radar, remote sensing, communications,
and many others. Another class of arrays is that of the conformal arrays, where the
element locations must conform to some non-planar surface such as that found on an
aircraft or a missile. [Ref. 1 1]
B. RADIATION FROM AN OPEN-ENDED WAVEGUIDE (TE 10
MODE)
After analyzing the array antenna theory, it would be useful if we could say some
words about the aperture antennas and especially about rectangular aperture antennas.
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An aperture antenna must have an aperture length and width of at least several
wavelengths in order to have a high gain. Thus the aperture-type antennas find their most
important applications in the microwave frequency band where the wavelength is only a
few centimeters. The current distribution is not known exactly and only physical intuition
or experimental measurements can provide a reasonable approximation to it. A very useful
technique to determine the current distribution is the Field Equivalence Principle.
The Field Equivalence Principle is a principle by which actual sources, such an
antenna, are replaced by equivalent sources. The fictitious sources are said to be
equivalent within a region because they produce the same fields within that region. The
equivalence principle is based on the uniqueness theorem, which states that:
A field in a lossy region is uniquely specified by the sources within
the region plus the tangential components of the electric field over the
boundary, or the tangential components of the magnetic field over the
boundary, or the former over part of the boundary and the latter over the
rest of the boundary. [Ref. 1 1]
The equivalence principle is developed by considering an actual radiating source,
which electrically is represented by current densities J, and M, , as shown in Figure 2.1.
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and we assume that there exist fields E and H inside S and fields outside of S. For these
fields to exist within and outside S, they must satisfy the boundary conditions on the
tangential electric and magnetic field components. Thus on the imaginary surface 51 there
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Figure 2.1: Actual and equivalent problem models [Ref. 5].
Since the fields E
,
H within S can be anything, it can be assumed that they are zero.
















In practice, the rectangular aperture is probably the most common microwave
antenna. A uniform distribution on an infinite ground plane is going to be examined first.
A rectangular aperture, of dimensions a along x-axis and b along y-axis and located in the
z = plane, is shown in Figure 2.2.
Figure 2.2: Rectangular aperture on an infinite electric ground plane [Ref. 5].
To reduce the mathematical complexities, the field over the opening (in the
aperture) is assumed to be uniform and given by
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where £a is the electric field in the aperture, as shown in Figure 2-3 and E is a constant.
In order to find the field the equivalent principle has to be applied and some
approximations for the far-zone have to be determined.




























For Far-Field observations R can be approximated by
R x r-r' cos y/ for phase variations
Rxr for amplitude variations,
(2-7a)
(2-7b)
where y/ is the angle between the vectors f and f
'
,
as shown in Figure 2.2. The primed




over which integration must be performed. The unprimed coordinates (x, v, z, or r, 0, (p)
represent the observation point. Geometrically the approximation of (2-7a) assumes that
the vectors R and f are parallel, as shown in Figures 2.2 and 2.4.
jr', y, z' on S „ j ObservBtion point
" (x,y,z)
Figure 2.4: Aperture antenna analysis,
where the right graph illustrates the far-field case [Ref. 11].
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The vector potential A for an electric current source J , and the vector potential
F for a magnetic source M are given by the following expressions:
A=^9J^^V ' <2-8)
r- p ~ JkR




where the total fields are then given by
_ _ _ _ 1 1
E = E A + E F = -jcoA - j V(V-^)--V x F (2-10)
Q)JU£ £
H = H A + H F =—V x A- jcoF - j V(V-F). (2-11)
JU (OfAS
Since in our case dz' = 0, and due to equations (2-7a) and (2-7b) the equations (2-8) and
(2-9) can be written as
- jkR - jkr
A =
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In the far field only the #and
(f>
components of the E and H fields are dominant.
Although the radial components are not necessarily zero, they are negligible compared to
6 and
(f>



























where NqNj, L& L4 are given by
N
g
= {{[./, cos<9cos<* + Jy cos0sin<f> -Jz sin0y jkrcosv' els' (2-15a)
N
4
= jj[- Jx sm<f> + Jy QO^Y Jkr,co%y/ ds' (2-15b)
L
e









By combining the equations (2-6), (2-14), (2-15), and the expressions giving the
differential path, as follows















r' cosy/ = x'sin^cos^ + y'sintfsin^, (2-16)
and the differential area ds ' given by
ds' = dx'dy', (2-17)
the integrals Na N^ La Lj become















jk(x ' sindco^+y ' sm6sm
^dx'dy'
" T \_J-b!2 J-a/2 * '
(2-19)
By solving the above integrals and by substituting them into (2-14a-f), the fields radiated
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Above equations (2-20a)-(2-20f) represent the three-dimensional distributions of the far-
zone fields radiated by the open-ended waveguides. [Ref. 1 1 ]
C. TWO-ELEMENT ARRAY ANTENNA
The total field of the array is determined by the vector addition of the fields
radiated by the individual elements. Let us restrict our investigation in ID arrays (linear
array). Let us start the analysis assuming that the antenna under investigation is an array of
two infinitesimal horizontal dipoles positioned along the z-axis, as shown in Figure 2.5(a).
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The total field radiated by the two elements, assuming no coupling between them















where rj = J— = intrinsic impedance of the medium
2k
k = —— = wave number
A
I = current (constant)
/ = largest dimension of the antenna element
P = difference in phase excitation between the elements. [Ref. 1 1 ]
The magnitude excitation of the radiators is identical. Assuming far-field observations, as
shown in Figure 2.5(b):
#! ~ @2 «
r, «r —— cos^











the equation (2-2 1 ) becomes




















(a) Two infinitesimal dipoles (b) Far-field observations
Figure 2.5: Geometry of a two-element linear array [Ref. 11].
The total field of the array is equal to the field of a single element at the origin multiplied
by a factor, which is widely referred to as the arrayfactor (AF). Thus for the two-element
array of constant amplitude, the array factor is
i-{kdcosO + P) (2-24)
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The array factor is a function of the geometry of the array and the excitation phase. By
varying the separation d and /or the phase P between the elements, the characteristics of
the array factor and of the total field of the array can be controlled.
The electric field pattern (far-field), of a uniform two-element array
of identical elements, is equal to the product of the field of a single element
(the element factor (EF)), at a selected reference point (usually at the
origin), and the electric pattern of an array of isotropic point sources with
the same locations, relative amplitudes and phases as the original array (the
array factor (AF)) [Ref. 11], i.e.:
E
total(W) = EF{0,4>) AF{6) , (2-25)
where E
total (0,<f>) & total radiated (or received) electric field intensity in the direction
(0,<p).
This is referred to as pattern multiplication for arrays of identical elements. Each array has
its own AF, which is a function of:
* The number of elements
* Their geometrical arrangement
* Their relative magnitudes
* Their relative phases
24
* Their spacing.
Although it has been illustrated only for an array of two elements, it is also valid for arrays
with any number (N) of identical elements, which do not necessarily have identical
magnitudes, phases, and/or spacing between them. Since the array factor does not depend
on the directional characteristics of the radiating elements themselves, it can be formulated
by replacing the actual elements with isotropic, point sources. [Ref. 1 1]
D. N-ELEMENT LINEAR ARRAY ANTENNA
After discussing the simple two-element array, it is useful to generalize the method
to include N elements. A typical linear array composed of N similar element antennas is
shown in Figure 2.6. Referring to the geometry of this Figure, let us assume, for
convenience, that each antenna element is excited with the same constant amplitude C=I .
However, there is a progressive phase change p=ad from element to element, so that
an=nad. The term, J3=ad, represents the phase by which the current in each element leads
the current of the preceding element. Also, the pattern of each element leads to a response
that varies with the angle of arrival of the incoming plane wave.
The array factor can be obtained by considering the elements to be point sources.
If the actual elements are not isotropic sources, the total field can be formed by
multiplying the array factor of the isotropic sources by the field of a single element. This is
the pattern multiplication rule, and it applies only for arrays of identical elements. The








where 1 is the current of the point source, k = —— is the wave
Aw a
number, and r is the radius of the sphere.
d cos 8
Figure 2.6: Far-field geometry ofiV-element linear array of isotropic sources [Ref. 11].
The far-field pattern is obtained from the angular dependence of the radiation
fields. The array factor for the receiving array is the sum of the point source response e''
/m
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each weighted by the amplitude and phase shift /„ introduced in the transmission line
connected to each n'
h
element. The phase difference between adjacent elements is defined
as y/ = kdcos(h-p. The array factor of the array shown in the Figure 2.6 is given by:






AF = Y,I„e Jkndcos6 (2-26)
n=0
If we can say that the current has a linear phase progression (i.e., the relative phase




where one can realize that the n+1 element leads the n element in phase by /?. Then the
equation (2-26) can be written as
N-\
AF = YJ A„e Mkdcose+f' ) . (2-28)
*=o
From the previous analysis, y/„ is the phase of an incoming plane wave at the n'
h
element
location. Then we can write the equation (2-28) as
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N-\
AF = X A»e Jnv (2-29)
n=0
^4« array of identical elements, all of identical magnitude, and each with a
progressive phase, is referred to as a uniform array. Since it is a uniformly excited array,
all the elements have identical current amplitudes, so that:
Ao = A] = A 2 = ... = AN., (2-30)
If we define the current amplitude to be equal with the unity, the array factor from
equation (2-29) is then
N-
AF=YJ e J"¥ (2-31)
«=o
JV
_i_ a J 2V i , j{H-\)vAF = \ + e +e Zv/ +...+e
The amplitude and phase of the AF can be controlled in uniform arrays by properly
selecting the relative phase y/ between the elements; in non-uniform arrays, the amplitude
as well as the phase can be used to control the formation and distribution of the total array
factor.
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The array factor of equation (2-3 1 ) can also be expressed in an alternate (compact)
form. After multiplying both sides, of the above equation, by e! ¥ and subtracting one





















If the reference point is the physical center of the array, the phase factor of the array
e
/|(N-i)/2]^









To normalize the array factors so that the maximum value of each is equal to unity, the


















The maximum values of equation (2-35) occur when y/ = kdcos&+/3.





(-P±2mn) for m=0, 1,2, (2-37)
The array factor of equation (2-36) has only one maximum value and occurs when w=0,
in equation (2-37). That is
6L = cos
-ii—fi) (2-38)
which is the observation angle that makes y^O. [Ref. 11]
In this Chapter the antenna (element - array) theory has been presented. In the
next Chapter the theory of linear antenna is going to be used for deriving the phase
difference between the antenna elements and determining the DOA.
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III. PHASE SAMPLED LINEAR INTERFEROMETER
DIRECTION FINDING (DF) ANTENNA
Radio direction finding is a class of direction finding by which the direction to a
radio source is determined by means of a radio direction finder (RDF). A radio direction
finder is a passive device that determines the DOA of radio frequency energy. A RDF is a
receiving system that operates on the energy extracted from the passing electromagnetic
radio wave to obtain DOA information. [Ref. 2]
A radio direction finding system consists of four essential functional elements, as
shown in Figure 3.1. The antenna extracts the electromagnetic energy and converts it to a
signal containing direction-of-arrival information. The receiver down converts, amplifies,
and processes the antenna signal to intermediate frequencies (IF) or baseband. The post-
receiver processor further processes the signal to obtain the DOA information. The DF
information processing-read-out-display unit prepares the basic DOA data for transmission
to users of the DF information. The antenna is the key subsystem in a RDF. It extracts
energy from the incident electromagnetic field and provides output signals containing the
incident energy DOA information. [Ref. 2]
The primary function of radio direction finding system is to determine the direction
of arrival of an incident electromagnetic wave as received at the RDF site. A






























Figure 3.1: Functional Elements of the direction finding process [Ref. 2].
At microwave frequencies, antennas have aperture sizes of several wavelengths.
Small aperture RDFs determine direction-of-arrival information by one for the following







More specifically, small aperture DF systems may be separated into four functional
categories based on the fundamental measurement methods presented above. The four (4)
basic categories are as follows [Ref. 2]:
Category I: Systems using either direct or comparative amplitude response of the
antenna subsystem for DOA information.
Category II: Systems using the phase difference between disposed antenna
elements with the phase differential converted to amplitude DOA information.
Category III: Systems using the phase difference between disposed antenna
elements for DOA information.
Category IV: Systems using the time-of-arrival difference between disposed
antenna elements for DOA information.
Each category may be subdivided into system classes based on antenna type, receiver
channelization level, and DOA acquisition technique. [Ref. 2]
A. PHASE COMPARISON SYSTEM
Phase comparison DF systems determine DOA information by direct phase
comparison of the subject signal received by separate, disposed antennas. Bearing
measurements using phase difference require at least two separated antennas. A plane
wave, arriving at an angle other than normal to the baseline, arrives at one element earlier
than the other. The time lag produces a RF phase delay or a differential RF phase between
the antenna element outputs. Figure 3.2 illustrates the basic phase difference technique. An


















Figure 3.2: Basic Phase difference technique.
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Therefore, the bearing angle (f> is encoded as a function of the measured phase delay 5, and
computed by using the above equation. Phase difference techniques experience phase and
bearing ambiguities if d > A/2. For small aperture DF applications however, phase
ambiguities are not a problem.
B. MATHEMATICAL APPROACH FOR DETERMINING THE
DOA
By using the geometry for two disposed antenna elements, as shown in Figure 3.4,
we can determined the DOA from the phase difference between the elements. In Figure
3.3, there are two antenna elements with baseline spacing d and an incident signal at an
angle
<f>
relative to the bore-sight z-y plane. The incident angle
(f>
takes values from -nil to
nil. The elevation angle is 0, in general, but since only waves arriving in the x-y plane
have been considered the elevation angle is 90°.
The instantaneous electric field propagating toward the array in free space is given
by




where E is the maximum value of the electric field
o) = 2nf'is the frequency
r is the distance traveled from source
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In
k = —— is the magnitude of the unit vector of the direction of wave propagation
A
given by k = -(jcsin^ + .ycos^) and kr = -k(xcos$ + ysinfi).
The voltage received by antenna 1 may be expressed in exponential form, like the






where V is the initial transmitted signal amplitude
r, k are the same as above for electric field form,
and in a like manner at antenna 2
V
2
=VeJ0*- kr+dsia ', (3-4)
where the term dsin<f> represents the additional path length to antenna 2 as referenced to
antenna 1 . Since we are interested in relative phase differences between the two received
voltages, Vi and V2, we can assume kr to be reference zero at antenna 1 ; then
V, = Ve J0* = Ve j2^ (3-5)
and








Figure 3.3: Geometry for two-disposed antenna elements [Ref. 2].
Without affecting the general case we can assume that the phase of the wave arriving at
the first element at time /is 8
X
= Irft . The wave arrives at antenna element 2 after
travelling an additional distance of dsin<f>. The phase of the wave arriving at the second
In
element is then 82 = 27tft -~d s\n<f> . The phase difference between the two elements is
S = 81-82 given by
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8 = -^-dsin(/>. (3-7)
A
The last equation represents the relationship between the angle of incidence
<f>
of the
electromagnetic wave, and the phase difference 8 between the two antenna elements. Ifwe
would like to extract the angle of incidence ^ in a straight manner we could transform the
last expression by the following way
<* = si»i^|. (3-8)
If, for example, the baseline d is half the wavelength A or less, the phase difference
is between -;rand n. For every value of phase difference there is only one unique angle of
incidence. In this case no ambiguities exist. With distance between the two elements equal
to one half the wavelength, the phase difference is 8 = ;rsin^ and it is plotted in Figure
3.4.
The signals received by the antenna elements are fed to a mixer. The mixer
multiplies its two input signals and passes the product through a low pass filter (LPF). The
two signals at the mixer input, in this case, are two sinusoidal signals of the same
frequency (8.5 GHz), but with different phases ai and ci2. These input phases are not
purely Si and 52 , because of the phase delays due to the lengths of the wiring from the
antenna to the mixer. Each branch introduces a constant phase shift, which is added to the
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phase at the respective elements. The phase shifts generally are different, but their
difference is constant S , which can be measured. Thus the phase difference a at the input
of the mixer can be calculated from























-20TT nrto ^rou ^o~ rj * TfjI3 T^0" 200
Phase difference (degrees)
Figure 3.4: Angle of arrival vs phase difference at the elements for d =
2
Alternately, if we choose the length of the cable to be equal for both branches,
a=8. The latter approach of equal paths is preferred, but sometimes is not possible to
achieve because of the circuit layout constraints.
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Let the signals from the two antenna elements be of the form
v, =Fcos(2^ + a,) (3-10)
v
2 =Vcos{27rft + a2 ), (3-11)
where, V is the maximum value of the voltage at the element terminals due to the incident
wave, and fis the frequency of 8.5 GHz.
The mixer output voltage is
= v, -v2
v«Lr = iV cosW + «i )] ' [V cos(2# + a2 )]
voJ\ mixer









COSW + «1 + «2 ) + COS(«l ~ «2 )J • (3- 1 2)









and by combining it with (3-9) and assuming the relationship between the mixer voltage
output vou and the phase difference 8 at the antenna elements is
v *U=— -cosS (3-13)












-2013—^ftrj ^rrjrj ^0 6 5b tfjrj Ttrj 200
Phase difference (degrees)
Figure 3.5: Phase difference at the elements vs mixer output voltage for d = —
.
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For every voltage value there are two possible phase differences: <j> and
-<f>.
Since, from




l7t J A (3-14)
which represents the relationship between the mixer voltage output vou and the angle of
incidence (j> of the electromagnetic wave. The angle of incidence vs mixer output voltage




























Angle of incidence (degrees)
A
Figure 3.6: Angle of incidence vs mixer output voltage for d = —
,
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For every value of voltage we have only two possible values of angle of incidence. This
ambiguity can be eliminated by using a second array with a baseline that is not an integer
multiple of the first.
If the baselines are greater than one half the wavelength, additional ambiguities
exist, since the phase difference takes on multiple values outside of the interval -n to
n. The rapid change in voltage with phase difference allows higher resolution AOA
estimates. The tradeoff is that the voltage is highly ambiguous. The number of periods n
that occur when an emitter is swept from - 90° < < 90° increases with the distance
between the elements as
2d
n = (3-15)
Figure 3.7 shows this result and illustrates that the voltage period is not constant when
plotted as a function of angle. The period increases with the increase of DOA from the
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Figure 3.7: Angle of arrival vs mixer output voltage for d = 7.5A
.
The sinusoidal output voltage, shown in Figure 3.7, is a symmetrical folding waveform. In
the next section, an encoding scheme, the Optimum Symmetrical Number System
(OSNS), is presented that can resolve the angle of arrival ambiguities exactly.
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IV. OPTIMUM SYMMETRICAL NUMBER SYSTEM (OSNS)
A. OSNS PREPROCESSING
The optimum SNS encoding scheme is composed of a number of pairwise
relatively prime (PRP) moduli m
f
. The integers within each SNS modulus are
representative of a symmetrically folded waveform simulation to those shown in Figure
3.7 with the period of the waveform equal to twice the PRP modulus, i.e., 2/w, [Ref. 6].
For m given, the row vector gives the integer values within twice the individual modulus
xm =[0,l,-,m-l,m-l, -,1,0]. (4-1)
From this expression, the required number of comparators, or the required number of
threshold levels for each channel to sample the phase waveforms is m
i
-1.
Due to the presence of ambiguities, the integers within the vector do not form a
complete system of length 2m by themselves. The ambiguities that arise within the
modulus are resolved by considering the paired values from all channels together. If N
channels (pairs of elements or the number of PRP moduli) are used, the Dynamic Range
(the number of spatial quantization cells) of this scheme is [Ref. 6,7]
M = flm, . (4-2)
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This dynamic range is also the position of the first repetitive moduli vector. For
the example of mi = 3, m2 = 4, and m3 = 5 the first repetitive moduli vector occurs at an
input equal to 60, and the number of quantization levels without ambiguities is also 60 (0
to 59).
Table 4. 1 illustrates the possible comparator states (number of comparators on)
that a sampled phase waveform produces for the OSNS moduli set (3,4,5). That is, the
integers within each column represent the number of comparators on due to the phase
voltage exceeding the comparator matching threshold voltage. If they are viewed as sets
of integers, the first 60 of them are unambiguous. That is, no set appears twice for a




mi = 3 m 2 = 4 m3 = 5
1 1 1 1
2 2 2 2
3 2 3 3









57 2 1 2
58 1 2 1
59 3
Table 4.1. Quantization ofOSNS waveforms using moduli set mi=3, m2=4, and m3=5.
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Figure 4.1 shows part of the optimum SNS folding waveforms and the comparator
states for mi=3, m2=4, and m3=5.
] : SNS states (number of threshold levels crossed)
EimitUiSimiEiBiEimidJim Hill}!
4 5 6 7 8 9 10 11 12
Normalized Input Direction of Arrival
13 14 15
Figure 4.1: OSNS folding waveforms and output codes
for mi=3 and ni2=4, and ni3=5 [Ref. 12].
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The horizontal axis represents the normalized input voltage. The "T" values along the
vertical axis represent predetermined comparator threshold voltage levels (reference
levels). The numbers in squares at the top of the figure represent the number of
comparators that are turned on for the given input voltage. For the m = 4 channel, we
observe from the figure that as the normalized input voltage increases from to 4 volts,
the folded output swings from its minimum to its maximum value, or half of a complete
fold. The period of one complete fold is equal to twice the modulus, or 8 volts. The
output of the m=3, or m= 5 channel obey the same relationship.
B. OSNS ANTENNA ARCHITECTURE
The ambiguity problem observed in Figure 3.7 can be eliminated by the
simultaneous use of more than one pair of antenna elements with differing baselines of
several wavelengths with each pair forming a separate receive channel. Figure 4.2 shows a
schematic representation of the OSNS antenna architecture for instantaneous direction
finding. The array consists of four elements, three (3) channels. All of the channels can
share a common element. Element 1 is combined with elements 2, 3, and 4. The three
pairs of elements (1, 4), (1, 3), and (1, 2) form a three-baseline modular interferometer
array with mi = 3, n^ = 4, and ni3 = 5.
The distance between each pair of elements must be determined in order to obtain
the correct number of folds needed to cover the entire field of view (from -90° to 90°) for
the chosen moduli set. The distance between each pair of elements must be derived as a
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Figure 4.2: Schematic representation of the OSNS antenna architecture for instantaneous
direction finding.
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To derive the correct distance between the elements we consider the number of
M
folds needed to cover the Dynamic Range, for a given modulus mh n l = , and the
2m,






































That is, each fold of the array factor corresponds to a change in phase of n, for the new










Therefore, the required spacing between the reference element and the respective element





For the example with moduli mi =3, rri2=4, and m3=5, assuming a center frequency
N
fo=8.5GHz, with DR of M = \\m, = mr m2 -mi =3-4-5 = 60,
j=i









- = 5A= —— | (1.765cw) = 17.65cm (m,=3)






- = 3.75A = 13.24cm
2
A
- = 3A = 10.59cm
(m2=4)
(m3=5).




where FOV is the field of view determined by the receiving element pattern. Ideally the
FOV can be 1 80°. In this example ( r=3 "j we note that the spatial resolution is not
uniform over the range of -n to n, i.e. it increases with angle off boresight (0 = (f),
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because of the sincft dependence. Resolution is a tradeoff between number of element pairs
(moduli) and number of quantization levels (comparators).























With the correct distances between elements, the amplitude response from each channel is
quantized using m,-l comparators. The function of the comparators is to generate the
integers within each modulus by quantizing the amplitude response according to the
modulus m, with which it is associated.
In some applications element placement at certain locations on a platform may be
prohibited, in which case an alternate OSNS design could be used to provide the same
55
unambiguous DOA resolution, using e.g., a different number of comparators, as shown in
Table 4.2.
When the channels are recombined the result is a high accuracy unambiguous
estimate of the DOA. In the next section the ability of the comparators to amplitude
analyze the phase response is considered in more detail.
OSNS Moduli Element Spacings Comparators Required
mi = 3, m2 = 20 d, = 5X, d2 = 0.75A. 21
mi = 4, m2 = 1
5
di = 3.75X, d2 = IX 17
mi = 5, mz = 12 di = 3X,s d2 = 1.25X, 15
mi = 3, ni2 = 4, m3 = 5 d, = 5X, d2 = 3.75k, d3 = 3X 9
Table 4.2: Several OSNS arrays having the same Spatial Resolution (M = 60).
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V. ANALOG TO DIGITAL CONVERSION (ADC)
The process of converting a continuous-time (analog) signal to a digital sequence
that can be processed by a digital system requires that we quantize the sampled values to a
finite number of levels and represent each level by a number of bits. The electronic device
that performs this conversion from an analog signal to a digital sequence is called an
analog-to-digital (AID) converter (ADC) [Ref. 13]. Figure 5.1 shows a block diagram of
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Figure 5.1: Block diagram of the basic elements ofan A/D converter [Ref. 13].
In order to quantize an input signal at a certain instant of time, the signal should be
held constant at that instant. If the input signal changes rapidly and the digitizing process
is slow, the accuracy of the output data will be poor.
One approach is to place a sample-and-hold (S/H) circuit in front of the quantizer.
The held signal is then quantized and converted to digital form. Usually, the S/H is
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integrated into the A/D converter. The S/H is a digitally controlled analog circuit that can
create a very narrow aperture window, which will take the input at the desired instant and
keep the voltage constant for a relatively long period of time, such that the digitizing
circuit can operate properly.
Figure 5.2 shows the time-domain response of an ideal S/H circuit (i.e., a S/H that
responds instantaneously and accurately). It is apparent that the S/H tracks the analog
input signal during the sample mode, and then holds it fixed during the hold mode to the
instantaneous value of the signal at the time the system is switched from the sample mode




Figure 5.2: Time-domain response of an ideal S/H circuit [Ref. 13].
The goal of the S/H is to continuously sample the input signal and then to hold that
value constant as long as it takes for the A/D converter to obtain its digital representation.
The use of an S/H allows the A/D converter to operate more slowly compared to the time
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actually used to acquire the sample. In the absence of a S/H, the input signal must not
change by more than one-half (1/2) of the quantization step during the conversion, which
may be an impractical constraint. Consequently, the S/H is crucial in high-resolution (12
bits per sample or higher) digital conversion of signals that have large bandwidths (i.e.,
they change very rapidly). An ideal S/H introduces no distortion in the conversion process
and is accurately modeled as an ideal sampler. However, time-related degradations such as
errors in the periodicity of the sampling process ("jitter"), nonlinear variations in the
duration of the sampling aperture, and changes in the voltage held during conversion do
occur in practical devices. [Ref. 13]
The A/D converter begins the conversion after it receives a convert command. The
time required to complete the conversion should be less than the duration of the hold
mode of the S/H. Furthermore, the sampling period T should be larger than the duration of
the sample mode and the hold mode.
The basic task of the A/D converter is to convert a continuous range of input
amplitudes into discrete output levels, which can be represented by a set of digital (binary)
code words. This conversion involves the process of quantization and coding.
Quantization is a nonlinear and noninvertible process that maps a given amplitude
x(n)=x(nT) at time t=nT into an amplitude Xk, taken from a finite set of values. The
procedure is shown in Figure 5.3, where the signal amplitude range is divided into L
intervals
Ik ={xk <x(n)<xk+l } k = l,2,...,L (5-1)
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by the L+l decision levels xi, X2, xl,...,Xl+i. The possible outputs of the quantizer
(quantization levels) are denoted as x
]





JC3 X$ JC4 JC4 X5 ... JC^ JC^ JCj^ + j
Instantaneous amplitude +-
Figure 5.3: Quantization Process [Ref. 13].
In most digital signal processing operations the mapping is independent of n.
Furthermore, in signal processing we often use uniform or linear quantizers defined by
**+i ~*k = A k- 1,2,...,L-1 (5-2a)
xk+] -xk = A for finite x k ,xk+] (5-2b)
where A is the quantizer step size. Uniform quantization is usually a requirement if the
resulting signal is to be processed by a digital system. [Ref. 13]
Figure 5.4 shows the transfer characteristic of an ideal ADC. If the input increases
linearly with respect to time, the output and the quantization error are as shown in this
Figure. It is obvious that the quantization process is a nonlinear one, making it difficult to
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analyze mathematically. In a practical ADC, it is also difficult to make the quantization
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Figure 5.4: Transfer characteristic of an ideal ADC.
The coding process in an A/D converter assigns a unique binary number to each
quantization level. Ifwe have L levels, we need at least L different binary numbers. With a
word length of b+1 bits we can represent 2 b+x distinct binary numbers. Hence we should
,6+1have 2 > L or, equivalently, b + 1 > log 2 L.
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The maximum signal to an ADC is often defined as a sine wave with amplitude
that matches the highest level of the ADC. The maximum level is often used to determine
the upper limit of the Dynamic Range. If there is no noise and the input voltage matches
the maximum range of the ADC, the voltage Vmax is [Ref. 14]
2
m^ax
=2 A 2 or Fmax =2*-'2 (5-3)
where Q is the voltage per quantization level. This equation shows that the sine wave
reaches the top ofthe highest as well as the bottom of the lowest quantization levels.
A sine wave with amplitude matching this maximum voltage has a power [Ref. 14]
V 2 2 2bQ2
Pam =-fL = ±-r-. (5-4)max OR
Also, if there is no noise, the minimum signal is considered as the voltage that can cause in
the LSB. Otherwise, the ADC cannot detect the signal. Under this condition, the minimum
voltage Vmin is equal to one quantization level, or
Wmm =Q- (5-5)
The corresponding power level is
62
'2 r\2
The Dynamic Range can be defined as the ratio ofPmax to Pmin , which can be written as
DR =^- = 2 2b (5-7)
which is often expressed in logarithmic form as
(P )DR = \0 log -p- = 20ft log(2) * 6bdB . (5-8)
V m^,n J
This is the reason that the dynamic range of an ADC is often referred to as 6dB/bit.
[Ref.13]
Practical A/D converters differ from ideal converters in several ways. Various
degradations are usually encountered in practice. Practical A/D converters may have offset
error (the first transition may not occur at exactly + — LSB ), scale-factor (or gain) error
slope not equal to one, and differential linearity error (the differences between transition
values are not all equal or uniformly changing). If the differential linearity error is large
enough, it is possible for one or more words to be missed. In the next section the design
and fabrication of a prototype array in hardware is described.
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VI. DESIGN AND FABRICATION
A. ARRAY ANTENNA
In this chapter we'll discuss the design procedure that must be followed in order to
transfer from the abstract antenna theory to the practical and tangible reality. In order to
do that, we are going to use the results of the derivations from previous analysis and apply
them to the given data.
To start, the first step is to design the array antenna. The design of the array is a
trade off among the desired angular resolution for the DOA, the number of comparators
that is going to be used for digitizing the phase signal, and the physical size of the ground
plane of the array (for several applications).
Figure 6.1 illustrates the block diagram of the prototype two-channel DF array
beamforming network and signal processor. This figure illustrates the various parts of the
entire OSNS DF antenna architecture. The components used for constructing each channel
of the antenna part of the DF architecture are listed as follows
• Ground plane
• Waveguides




• SMA mode barrel adapters
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• Rigid coax cable
• SMA rigid coax connectors
• Mixer
1. Design of the Array and Ground Plane
The array consists of three antenna elements and two open-ended waveguides
(dummy load). By combining these elements we form two separate two-element arrays
that sample the incident wavefront and mix the signals from the two branches. An array
based on the moduli mj = 6 and mi = 11 was designed, fabricated and tested at a
frequency 8.5 GHz. The first antenna element plays the role of the reference, and is shared
by all elements to form the two separate interferometers (channels). The dynamic range of
the moduli is M=66, and the possible values that a folding phase waveform produces at
































Figure 6.1 : Block diagram ofthe OSNS phase-sampled DF array antenna based on the



















































































Table 6.1. OSNS Dynamic Range using moduli set mi = 6 and rri2 - 11.
(M=66)
If within the dynamic range covers 1 80 degrees, then each table entry corresponds to a
2.72 degrees interval.
In this prototype design, the first task in designing the array is to calculate the
individual distances between the element pairs. The required spacing between the
reference element and the second element of each channel, for the unambiguous DOA
estimates, is given by
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A M A M
* ="'2 = 2^2=^ (6" ,)
i ;
which for moduli mi = 6 and rri2 = 11 are
A MA 66 A „„^ „ „.d = n — = = = 2.752 = 3.82m
1
' 2 2w, 2 2-6 2
A MA 66 A
^2 = 2^2 = 2^T2 =0J5A=2 -08/"-
Figure 6.2 shows a schematic diagram of the ground plane of the array, giving the
distances and the aperture sizes in detail. Within the dynamic range, the number of folding
periods is given by
Mh,=— (6-2)
2m,
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Figure 6.2: Directional Finding Array Antenna Ground Plane Cutout.
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0.40 x 0.90 <+- 0.002) inch Cutout
X-Band Waveguide Aperature
(8.2-12.5 GHz)
0.169 in Dia, 4 places
Mounting Holes for
Rectangular Waveguide Adapters
(use Adapter as tenplate)
Figure 6.3: Rectangular aperture antenna element.
The rectangular aperture antenna elements are open-ended waveguides. Open-ended
waveguides are commonly used as radiating or receiving elements in applications, like
radar, where microwave power is present and where low losses are required. It is a hollow
conducting "pipe" which propagates electromagnetic waves bounded by the walls of the
guide. Waveguides can have many configurations. The most commonly used type in radars
is TEio rectangular guide, as in our case. It is the smallest possible guide for a given
frequency. Its cross-section has two dimensions, universally called "a" (the longer
dimension) and "b" (the sorter). The TE in its name stands for transverse electric, meaning
that no component of the electric fields is in the direction of propagation. The lack of"M"
in the name indicates that magnetic field components are found in the direction of
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propagation. The subscript 1 indicates that in the "a" direction there is one half-wave of
the electric field, and in the "b" there is no electric field variation. Figure 6.4 shows the
cross-section of a TEio rectangular waveguide with the net electric fields. [Ref. 15]
Propagation through the waveguide is shown in Figure 6.5. Electric fields arrange
themselves at an angle across the waveguide such that the waveguide in the dielectric
(often air) is as shown in the figure. Propagation, at the velocity of the dielectric, is at
right angles to the fields. Where the field touches the sidewall, it reflects as a field of the
opposite polarity. The angles are a function of the frequency (wavelength). Part (a) of
Figure 6.5 shows a lower frequency (longer wavelength) of each frequency band and part
(b) shows a higher frequency. The waveguides that are used in our case cover the range of
frequencies from 8.2 to 12.4 GHz, which is the X frequency Radar band. [Ref. 15]
Figure 6.5 also shows that the shortest wavelength, which can be supported, is
where one-half wavelength in the dielectric is the "a" width of the waveguide. The
wavelength in the waveguide (A,g) is the distance between two positive nodes along the
guide, where A-d is the dielectric wavelength. [Ref. 1 5]
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Figure 6.4: TEio waveguide cross-section with net electric fields.
Direction of propagation •
a. Lower frequency (longer wavelength)
Direction of propagation
ft
+ - - +
+ +^ . - -




b. Higher frequency (shorter wavelength)
Figure 6.5: TEio propagation electric fields.
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2. Low Noise Amplifiers (LNA)
The need for amplification arises because the incoming signal to the antenna
elements is "weak" (microvolt (uV) range). Such signals are too small for reliable
processing, and processing is much easier if the signal magnitude is made larger. The
functional block that accomplishes this task is the signal amplifier. The type of amplifier
we need is primary intended to operate on very small input signals. Its purpose is to make
the signal magnitude larger and therefore is thought of as voltage amplifier.
There is another point we have to focus on. Beyond the voltage amplification, it is
essential to receive an input signal giving the best possible signal-to-noise ratio (SNR).
The antenna elements receive both signals and noise. Also, every component in each of the
receiving channels produces thermal noise, where the worst of them are the mixers having
a high noise figure F, where F = ———— . To provide an adequate amount of signal to
SNRvu,
noise, a low-noise amplifier (LNA) is included at the output of each interferometer
element. A low noise amplifier is one having a low noise temperature. It usually has high
gain, wide bandwidth, and a large dynamic range. Low noise amplifiers are used in a lot of
applications (radar, DF antennas) to increase the signal level without introducing any
significant noise. By increasing the signal power they improve the signal-to-noise ratio
(SNR). In radar applications, low noise amplifiers are used as the first stage in receivers
and are often mounted near the antenna feed. Another purpose of the low noise amplifiers
(LNAs) is to boost the incident signal up to the operational range of the mixers.
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It is appropriate at this point to discuss the need for linearity in low noise
amplifiers. When amplifying a signal, care must be exercised so that the information
contained in the signal is not changed and no new information is introduced. Thus when
feeding a signal to an amplifier, we want the output signal of the amplifier to be an exact
replica of that at the input, except of course for having larger magnitude. Any change in
waveform is considered to be distortion and is obviously undesirable.
Low noise amplifiers can introduce signal distortions ifthe ratio of the power input
to the power output is not linear. Also, the phase shift vs frequency can be different for
every low noise amplifier. This differentiation from one amplifier to another and depends
on its construction and has to be measured. The response of each individual amplifier and
a cascade ofthem in pairs are important to be known for proper operation of the antenna.
The voltage level at the output of the mixer depends not only the phase difference
between the two elements in each channel, but also on the maximum voltage level of the
mixer's input signal. Without including the amplifiers between the antenna elements and
the mixer, the maximum voltage level at the output of the mixer drops off with angle off
boresight due to the EF. Sources at different angles create different voltage levels at the
output of the mixer, even if they are at the same range. A solution to this problem is to
insert a cascade of two LNAs, between the antenna elements and the mixer in each
channel, operating in the saturation region. The amplifiers will operate in the saturation
region so that the output power level remains constant for the expected variation in input
signal.
76
The response of each individual amplifier, or the cascade of them in pairs, must be
measured. In order to measure the response of the LNAs, a power generator, providing
the input power to the low noise amplifiers (in dB) and two power meters, measuring the
input and the output power of the LNA, were used. Attenuators were used to keep the
input power between specific limits in order to get the desired results and prevent any
damage to the LNAs and the power meters.
A problem that we faced was that two of the six amplifiers were much bigger than
the other ones (i.e., the length of the coax cable had to be different in each channel). Also
the DC supplying voltage was different (12V instead of 15V). For the measurements of
the amplifier response the input power was increased and the output power recorded,
either for each amplifier individually, and for the cascade of them in pairs. By recording
the input and the output power and by using Matlab, we got the amplifiers responses,
individually, as they appear in Figure 6.6. The individual transfer functions of the six
amplifiers being used have a positive slope. These plots represent the input power vs the
output power for the six LNAs. There is a slight difference in transfer function between
the big amplifiers (001-002) and the smaller ones (450873 - 450874 - 450875 - 451376).
The transfer function of each one has almost the same slope, but the difference between
them is that the small amplifiers reach the saturation region faster than the bigger ones.
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Figure 6.6: Transfer functions of the six low noise amplifiers.
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To insure that the response remains constant over a large range of input power, a
matched pair of amplifiers is cascaded together with a 30dB attenuator. In Figure 6.7, the
transfer functions of the cascade of the low noise amplifiers, in pairs, are illustrated along
with the individual transfer functions of them. We can see that they both, small and big
ones, reach the saturation region very quickly (they actually are in the saturation region
from the beginning) obtaining the desired flat response.
Transfer function of the Low Noise Amplifiers (LNAs)
-45 -40
-35
Input Power ( dBm )
30 -25 -20
Figure 6.7: Transfer function of the six amplifiers (individually - in cascade).
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3. Phase shift alignment
The output of the antenna elements, consisting a channel, differs in phase from
each other in proportion to the extra time it takes a plane wave signal to travel the
difference in distance between the two antenna elements. Since, the measurement of the
phase difference can give the incoming angle with respect to boresight, the phase
difference between the two branches in each channel has to be zero. In other words, it is
very critical to use each branch component in such a manner as to give no difference in
phase between the two different paths the incoming signal has to follow from the elements
to the mixer.
The first factor that needs to be taken into account is that the common element has
to be used by both of the channels. A power splitter is used to split the signal into two (2)
paths. By inserting a power splitter into one of the branches of each channel, the power of
the signal between these two paths will be different. The use of an attenuator, in the other
branch ofthe same channel, reduces the power (equal power to the mixer).
The phase shift, for each array spacing, is also determined by adjusting the cable
lengths. The construction of the cables is important in the development of the direction
finder, which uses the phase delay method to determine DOA. Since direction is
calculated from phase difference, variations in phase from the ideal introduce AOA errors.
Cable length is a critical parameter especially for signals at 8.5 GHz, where the wavelength
is 3.53 cm. Thus a moderate error in the length can affect the DOA estimate significantly.
Other factors that also introduce phase shifts are the bends in the cable, the loose
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connections, and the adapters. All of the phase variations between the array channels must
be measured, and adjusted.
A fixed phase shifter is also included in one branch of each interferometer so that
the symmetrically folded phase response waveforms from each mixer may be aligned. The
alignment insures that the comparators in the digital processor properly sample the phase
waveform and encode it in the OSNS.
An issue that needed to be taken care of was the alignment of the two-channel
voltage outputs so that they have a minimum value at
(f>
=
-9(f. This was the original
thought, but since there was a nonlinearity in the voltage output between the channels at
the edges (0=-9(f, (f>=9(f) it was decided to align the two channel output voltage at
another value (-50°). The importance of the alignment is shown in Table 6.1, where the
digits must start at the values (0,0). We can control the location of the voltage minima by
introducing the appropriate phase shifts to the signals at a point between the elements and
the mixer.
4. Mixer
A critical part of each channel is extracting the phase difference between the two
antenna elements, and is the function of the mixer. The mixer is used to achieve frequency
conversion. Although a mixer is a nonlinear device, the mixing process is often considered
as a linear process in the sense of input/output superposition. The information contained in
the input signal does not change, only the frequency is shifted. In an amplifier chain, a
mixer can be treated as an amplifier. A mixer has a gain, a noise figure (relatively high),
and a third-order intercept point. Its gain is usually less than unity (negative in decibels or
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a loss), although in some mixers the gain might be positive. The noise figure may often be
taken as equal to the loss of the mixer unless another value is given by the manufacturer.
There are many frequencies at the output of a mixer besides the desired one. The
high frequency terms (the term giving the sum of the input frequencies) will be neglected
because in actual design these terms will be filtered out through a low pass filter.
In Chapter III, the operation of a mixer was presented and the expression giving
the mixer's output voltage as a function of the phase difference of its inputs was derived.
Equation (3-13) relates its output voltage to the phase difference, and the equation (3-14)
relates its output voltage to the angle of incidence of the incoming wave. These
expressions represent the ideal case of a mixer, but in an actual mixer the results will
deviate from this.
The only term, which survives out of the low pass filter, is the DC term. But, there
will be variations in this DC output level for similar signals at their inputs, because the
mixers are not identical. Therefore, it is necessary to test the individual mixers and record
the differences in performance so that they may be accounted for in the design. The
approach is to create a signal of 8.5 GHz and send phase-shifted versions of it through
cables to both inputs of the mixers. Phase differences can be obtained with phase shifters
in one branch, thus simulating a plane wave excitation at the mixer input. The test setup
includes a network analyzer with its signal generator, a power splitter, two phase-shifters,
and a voltmeter. The comparison between the theoretical results and the measured ones
show that the general behavior ofthese mixers were as expected.
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5. Construction and testing of the antenna
Without phasing any significant problems and following the design, as described in
previous analysis, the individual components are combined together into the antenna
structure, as shown in the next Figures (6.8 - 6.12).
Figure 6.8 illustrates the antenna (front view), focused on the ground plane and the
elements of the array antenna. Figure 6.9 illustrates the antenna, as shown from the
backside of the ground plane. It shows the individual components of the construction
focusing the waveguides, the low noise amplifiers, and the mixers. Figure 6.10 shows the
antenna mounted on the pedestal in the anechoic chamber. Note the use of absorber to
avoid any diffraction and reflection of the radiating wavefront. Also note the two dummy
loads present.
In order to have a better understanding of the components, which are used to
construct the antenna, Figure 6.11 illustrates a close view of the antenna elements. Figure
6.12 presents the waveguides and the Low Noise Amplifiers (LNAs) showing the
difference between the big (a) and the small ones (b). Figure 6.13 shows the mixer used in
each channel. In order to take the experimental results in the anechoic chamber a








Figure 6.9: Built antenna (backside view), showing the parts of the construction.
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Figure 6.10: Antenna mounted on the pedestal, in the anechoic chamber.
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Figure 6.12: A focus on some components of the antenna:
(a) Big Low Noise Amplifiers (LNAs),




Figure 6. 1 3 : A mixer connected at the system.
Figure 6.14: Transmitting horn antenna in the anechoic chamber.
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6. Labview program for reading the mixer output voltage
The anechoic chamber facility at the Naval Postgraduate School is used for the
antenna pattern measurements of the H-field (taken for each pair of elements). The mixer
output voltage values are read, using a multimeter, and recorded. To automate this
process, LabVIEW (Laboratory Virtual Instrument Engineering Workbench) was used to
create a program for giving the appropriate commands to read the data and send them to a
device for storage. This program is very useful, since it gives the user the chance to read
the data faster and with better accuracy.
LabVIEW is a powerful and flexible instrumentation and analysis software system.
LabVIEW departs from the sequential nature of the traditional programming languages
and features a graphical programming environment and all the tools needed for data
acquisition, analysis, and presentation. With this graphical programming language, called
"G", we can program using a block diagram approach. After we create a block diagram
program, LabVIEW compiles it into machine code.
LabVIEW programs are called Virtual Instruments (Vis). A VI consists of a front
panel and a block diagram. The front panel specifies the inputs and outputs and features
the user interface for interactive operation. Behind the front panel is the block diagram,
which is the actual executable program. The components of a block diagram, icons,
represent lower-level instruments and program control structures. We "wire " the icons
together to indicate data flow in the block diagram.
LabVIEW integrates data acquisition, analysis, and presentation in one system. An
instrument library with drivers for hundreds of popular instruments simplifies instrument
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control applications. Because LabVIEW is graphical in nature, it is inherently a data
presentation package. Output appears in the form of charts, graphs, and user-defined
graphics. The LabVIEW program is shown in Appendix B.
B. SUMMING AMPLIFYING CIRCUIT
A DC bias and amplifying circuit is designed and fabricated in order to provide the
desired DC input voltage to the comparator stage that follows this circuit.
The circuit in Figure 6.15 is the basic inverting summing circuit. The value and
polarity of the output voltage V is determined by the sum of the input voltages Vi, V2 ,
Vi,..., V„ and by the values of the externally wired resistors Ri, R2, R3 R» connected to
the inverting terminal of the Op Amp. Since the noninverting input is at ground potential,
the inverting input and the right sides of input resistors Ri through Rn are virtually
grounded too. There is a resistance Rf in the negative-feedback path. The currents /;, h,
h, ..., L, in the input resistors can be shown, by Ohm's law, as
Vx v2 V* K
/C, K2 K3 Kn
Similarly, the current in R/is given by
-V.
R
I -—2-l f - ^ »
/
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Figure 6.15: Basic Inverting Summing Circuit.
Since the sum of the input currents is equal to the feedback current, assuming that the Op
Amp is ideal, it can be shown that
// s A +/2 + /3 +...+/„ or
-V V V V V
Rf R x R2 R3 Rn
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Multiplying both sides of the previous equation by
-Rf shows that, generally, the output
voltage is given by
V = -Rf
( V V V V \
^a, R2 a 3 R„J
(6-3)
That is, the output voltage is a weighted sum of the input signals Vi, V2, V3, ..., V„. This
circuit is therefore called a weighted summer. Note that each summing coefficient may be
independently adjusted by adjusting the corresponding "feed-in" resistor (Ri to R„). This
nice property, which greatly simplifies circuit adjustment, is a direct consequence of the
virtual ground that exists at the inverting Op Amp terminal. [Ref. 16]
The original thought was to use another kind of weighted summer, where instead
of using the virtual ground, we could substitute it by another set of input voltages Applied
to the non-inverting terminal of the Op Amp. This configuration gave a shifting to the
voltage level, but because of the obtained resolution of the comparators a decision made
to change the summer to a summing amplifier. This configuration amplifies the input signal
and spreads the threshold voltages in order to avoid any interactions between them. By
using the circuit shown in Figure 6.16, the objective is obtained to shift and amplify the
input signal in order to have a better separation between the reference voltages to the
comparator section.
As we see in equation (6-3) the output voltage is a linear sum (with negative
coefficients) of the inputs. But the need for having positive output voltage, given by
equation (6-4), orders the insertion of an inverting amplifier, as shown in Figure 6.16.
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Rf RfV =—V +-J-V- (6-4)
o n x n sin V V
Also, the need for having small input resistance to the summing amplifier dictates
the insertion of a buffer to the input of the summing amplifier. There are some other
advantages of using the buffer, like the opportunity to adjust the input voltage to the
desired value of amplification and the opportunity of using just one power supply for all
the components in the circuit and the input voltages.
The above circuit, for each individual channel, is constructed using three (3) Op
Amps (LM 741CN) for the buffer, summing amplifier and inverter, a potentiometer and
metal film fixed resistors. The specification data sheets of the LM 741CN are shown in
Appendix E. As the schematic in Figure 6.14 shows, 10K and 1.74K resistors, and 5K
potentiometer (1.507K used resistance), were used. In order to have the desired






For the components of the circuit, having the above values, the output voltage becomes
























Figure 6.16: Weighted Summing Amplifier Circuit.
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After the construction, this circuit was tested using the following devices
• PS 503 A (Dual Power Supply) for the Op Amps supply voltage +18V, -18V,
and the Buffer,
• DM 502 A (Autoranging Digital Multimeter),
• WAVETEK 148 Generator for VSin = input signal,
• Hp 3478A Multimeter for copying the output voltage from the Op Amp.
Using the results obtained from the multimeter, the response of the weighted summing
amplifier is given by the Figure 6.17.
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Figure 6.17: Response ofthe Weighted Summing Amplifier circuit.
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C. A/D CONVERSION BOARD
The A/D conversion board is used to quantize the analog voltage signals coming
from the summing amplifier circuit. There is one A/D conversion board containing two
comparator boards, one for each channel. One comparator board for modll and one for
mod6. There is a section for the EEPROM, which is used to recombine both channels and
map the Transfer Function of the OSNS antenna. There are two main subsections in each
comparator board, the reference voltage generation subsection and the comparator
subsection. A block diagram of the A/D conversion board, with DI/O board, and
LabVIEW VI are shown in Figure 6.18. Schematic diagrams of the parts of the A/D



















































































































Figure 6.21 : Schematic Diagram ofthe EEPROM section, DI/O board and LabVIEW VI.
1. Reference Voltage Generation Subsection
The reference voltage generation subsection is responsible for generating the
reference voltages, or the comparator matching threshold values, in order to give the
comparators the desired level above which they switch from the "ground" or " off " state
(zero " ") to the " upper " or " on " state (one " 1 "). The reference voltage, for each
comparator, is generated using a set of metal film fixed resistors and a cermet
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potentiometer of 50Q (Digi Key 3296W-500-ND) or 100Q (Digi Key 3296W-101-ND)
variable resistance, depending on the level of accuracy we need for each comparator.
The following algorithm is used to obtain the desired thresholds for the
comparators. Equation (6-6) gives the threshold width for the modulus m,. Equation (6-7)
gives the DOA, which corresponds to the threshold voltage level t„. Equation (6-8) gives
the threshold voltage t„ (in volts), which is going to be used for the n comparator state of
each channel, using interpolation between the data coming from the measurements in the








where DOA\ v = direction of arrival corresponding to the minimum voltage of the
DUB
folding period,
DOA\ v = direction of arrival corresponding to the maximum voltage of the
folding period.
The DOA corresponding to the threshold voltage level after
interpolation, using the data out of the summer, is given by
DOA\, =DOA\ v -ntw(m,) (6-7)
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where n = number of thresholds for each modulus (n = 1, 2, 3 w, -1).
The n'h threshold voltage level is given by
t
n = V\DOA\M - (6-8)







and the DOA, for the 1 st threshold, is given by
DOA\
t]
= DOA Vmm ~ 1 • tw(mod 1 1)
where the threshold voltage ti is given by t
x
= V\DOA \
The number of comparators, for each modulus w„ is given by m, -1. So, for the
case of the moduli mi = 6 and m2 '= 11, the number of comparators are 5 and 10,
respectively.
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After a number of calculations and interpolations the threshold voltages, for
modll and mod6, are given in Table 6.2.























Table 6.2: Normalized Comparator Matching Threshold Values (Volts), for each pair of
elements.
By using the supply voltage VCC=+6V for the circuit and the above desired
threshold values (reference voltages), a procedure has been followed to set the exact
reference voltage for each comparator. The designs in Figure 6.19, and Figure 6.20 have
been captured and the section for generating the threshold voltages, for each channel, has
been designed to keep the reference voltages constant. The capacitors, connecting the
supply voltage and the ground, are placed to reduce the noise from the supply voltage.
The capacitors at the comparators C6-...-C15, in the schematic diagram in Figure 6.20,
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are not shown to avoid any further confusion. These capacitors are connected, in the real
circuit, as the ones (C1-. . .-C5) shown in the schematic diagram in Figure 6. 19.
The parallel construction of the reference voltages has been decided, makes it
much easier to set each individual reference voltage without disturbing the reference
voltage for the other comparators. The design in Figure 6.22 illustrates the reference








Figure 6.22: Schematic diagram illustrating the sub-circuit of resistors in series, with a
potentiometer embedded, connected straight to each comparator subsection.
In the reference voltage generation subsection, the sub-circuit of the resistors in series
with the potentiometer embedded, has been designed for two reasons. One reason is to
obtain much better accuracy in the desired reference voltage, and the other one is to
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change the reference voltage, for each comparator, by just changing the ratio of the
potentiometer we desire to use. The comparator subsection is analyzed in next subsection.
The procedure that has been followed to set the exact reference voltage for each
comparator is as follows:
• Calculate the required theoretical resistance R
ref concerning each desired
reference voltage V












= desired threshold as it is determined in the beginning of the section,
Vcc = +6V supply voltage,
R =1KQ.
• Find the closest available fixed metal resistance (smaller than the theoretical
resistance R
ref ).
• The rest of the theoretical resistance is going to be covered by the most
appropriate valued potentiometer resistance VR, of 50Q or 100Q.
• Measure the actual total resistance RT , for each comparator resistor cascade.
• Calculate, the resistance R






where /, = -p-
.
• Decide which potentiometer you want to use, in order to have the best
accuracy, since each one of them have a range of resistance adjusted through
a 25-turn adjustment.
• Adjust the potentiometer for this threshold value.
NOTE 1 : For all these measurements, you have to wait a specific amount of time
to get a constant output, approaching the desired accuracy. In order to get this accuracy
the best thing to do is to use a multimeter giving four-digit accuracy. Also, for getting
better accuracy use two terminals for each end ofthe resistor.
NOTE 2: In order to make these measurements, use each set of resistors
separately, with no supply voltage connected.
After following the above theoretical procedure, the theoretical Rref and the
corresponding V
ref , for each channel, are given by Table 6.3.
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modll mod6
v< 0.262528V *« 45.879 n Kef} 0.481651V *« 89.026Q
Kef2 0A15797V 4* 76.135 Q y+ 1.069004V Rref2 225.093 Q
Kef, 0.696651V RreA 90.943 Q v-f, 2.048441V Rref, 541.720 n
Kef, 1.144543V *« 240.935 n V~r. 2.938367V R«f, 1,016.757Q
Kef, 1.649503V RreA 390.560 O Kef, 3.468105V Rref> 1,429.879 Q
Kef6 2.346490V Kf> 660.337n V~f> 4*
Kef, 2.956342V Kfl 1,007.819 n Kef, Rref7
*W. 3.368175V Rr*h 1,332.419 Q v«. Rreh
Kef9 3.587586V ref9 1,564.308Q Kef9 Rref,
Keflu 3.717819V *** 1,716.486 Q Wi ^/,
Table 6.3: Theoretical values for R
ref and the corresponding Vref , for each channel.<
By measuring the total resistance for the series resistors and following the
procedure for the actual reference resistance, Table 6.4 has been generated. This Table
provides the total resistance RT for each comparator state, the current /„ the actual Rref
corresponding to the desired V
ref , the fixed resistance R, in series with the appropriate
potentiometer VR„ for each channel. Note the difference in V
ref between Tables 6.3 and
6.4. The threshold voltage, V












Ti 1,116.500 5.284 95.3616 0.513651 66500 50
T2 1,242.321 4.749 231.2197 1.108004 210.365 50
T3 1,560.284 3.781 559.3734 2.116441 436.324 100
T4 2,041.565 2.890 1,041.7517 3.010367 956.112 100
T5 2,740.535 2.153 1,674.9365 3.606615 1,540.021 100
Mod 11
Tj 1,081.254 5.457 61.490 0.335528 31.254 50
T2 1,166.614 5.057 101.317 0.512397 66.514 100
T3 1,168.079 4.844 147.9265 0.716510 113.030 100
T4 1,291.212 4.569 272.3676 1.244543 241.212 50
Ts 1,419.236 4.157 409.053 1.700503 369.235 50
T6 1,740.564 3.295 743.4527 2.466190 690.564 100
T7 2,142.314 2.754 1,105.014 3.043242 1,042.314 100
T8 2,512.366 2.348 1,493.973 3.520175 1,462.365 50
T9 2,589.386 2.235 1,615.773 3.611861 1,539.335 100
T10 2,840.254 2.077 1,320.032 3.780819 1,740.254 100
Table 6.4: Actual, measured values for the components included in each channel, for
setting R
ref and the corresponding Vref .
2. Comparator Subsection
The comparator, as a generalization, is an operational amplifier without any
negative feedback. Op amps may be used as comparators, but a true comparator differs
from an operational amplifier in several respects. A comparator has a slew rate as much as
1 00 times faster than that in an operational amplifier. It is not frequency-compensated and
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thus would probably be unstable if negative feedback were applied. The output voltage of
a comparator has only two states: positive saturation (high) and negative saturation (low).
The voltage comparator subsection is connected to the reference voltage
generation subsection at the point where the negative input of the comparator is attached
to the reference voltage V
Tef . The sub-circuit for the voltage comparator is illustrated in
Figure 6.22, in previous subsection. When the input voltage becomes greater than the
reference voltage, the output slews to positive saturation (high); when the output becomes
less than the reference voltage, the output slews to negative or ground saturation (low).
The comparator subsection of each channel uses a set of MAX916 Ultra High-Speed,
High-Resolution, Single-/Dual-Supply TTL Comparators made by Maxim Integrated
Products.
The number of comparators needed in each channel is given by m,-l. So, for the
modulus 1 1 channel, we need 10 comparators, and for the modulus 6 channel, we need 5
comparators. Each of the MAX916 contains 2 comparators. So, five of these MAX916
are installed on the modi 1 -channel comparator board, and three are installed on the
modi 1 -channel comparator board. A block diagram of the MAX916 is shown in Figure
6.23. The MAX916 eliminates oscillation by separating the comparator input and output
stages with a negative edge-triggered master/slave flip-flop.
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Figure 6.23: Block diagram of a MAX916 comparator [Ref. 17].




2. Master/Slave D Flip-Flop,
3. TTL Output Stage.
The input amplifier continuously monitors the input signal. The MAX916 can compare
input signals as small as 2.4mV, which means the threshold voltages can be set with high
accuracy to avoid unwanted " glitches ". The master latch samples the output of the input
amplifier when the clock is high. The data is held by the master latch and is transferred to
the slave latch only on the clock's falling edge. The TTL outputs do not change on the
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clock's rising edge. The master and slave latches are open on opposite phases ofthe clock,
preventing a direct path from input to output at all times. This makes the MAX916
different from other comparators with simple output latches, and delivers high-speed
performance without oscillations, even with slow-moving input signals. The timing
diagram for the clock function is shown in Figure 6.24. Appendix D presents a detailed
description ofthe MAX916 TTL comparator.
The timing clock for the comparators depends on the sampling rate we desire to
have. The input signal is slow varying and is based on the rotation of the array antenna and
the time that it takes the antenna system to take each sample, in the chamber. We require a
resolution of one (1) sample of the incident signal, every 1/10-degree of angle. The
specified rotation of the antenna is 5°/sec. The time, that the system requires to read each
sample value and send it for storage, approaches ~6secs. Since the comparators we're
using are made for ultra high frequency signals, and in order to avoid any undesirable


















Figure 6.24: The timing diagram for the clock function [Ref. 17].
The procedure of comparing the input phase voltage with the comparator
reference voltage, the set of comparators for each channel produces a thermometer-coded
output. Then, the thermometer code is translated to a binary representation of the
comparator state, as shown in Table 6.5.
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mod 11 mod 6
Thermometer
Code
T, T9T8 T7T6 ...
























0000000000 0000 0000 00000 000 000
0000000001 1 0001 0001 00001 1 001 001
0000000011 2 0011 0010 00011 2 on 010
0000000111 3 0010 0011 00111 3 010 on
0000001111 4 0110 0100 01111 4 no 100
0000011111 5 0111 0101 11111 5 in 101
00001 11111 6 0101 0110 11111 5 in 101
0001111111 7 0100 0111 01111 4 no 100
0011111111 8 1100 1000 00111 3 010 on
0111111111 9 1101 1001 00011 2 on 010
1111111111 10 mi 1010 00001 1 001 001
1111111111 10 mi 1010 00000 000 000
0111111111 9 1101 1001 00000 000 000
0011111111 8 1100 1000 00001 1 001 001
0001111111 7 0100 0111 00011 2 on 010
0000111111 6 0101 0110 00111 3 010 on
0000011111 5 0111 0101 01111 4 no 100
0000001111 4 0110 0100 11111 5 in 101
00000001 1
1
3 0010 0011 11111 5 in 101
0000000011 2 0011 0010 01111 4 no 100
0000000001 1 0001 0001 00111 3 010 on
0000000000 0000 0000 00011 2 on 010
0000000000 0000 0000 00001 1 001 001
0000000001 1 0001 0001 00000 000 000
000000001 2 0011 0010 00000 000 000
0000000111 3 0010 0011 00001 1 001 001
0000001111 4 0110 0100 00011 2 on 010
0000011111 5 0111 0101 00111 3 010 on
0000111111 6 0101 0110 01111 4 no 100
0001111111 7 0100 0111 11111 5 in 101
0011111111 8 1100 1000 11111 5 in 101
0111111111 9 1101 1001 01111 4 no 100
1111111111 10 mi 1010 00111 3 010 on
1111111111 10 mi 1010 00011 2 on 010
0111111111 9 1101 1001 00001 1 001 001
0011111111 8 1100 1000 00000 000 000
0001111111 7 0100 0111 00000 000 000
0000111111 6 0101 0110 00001 1 001 001
0000011111 5 0111 0101 00011 2 on 010
0000001111 4 0110 0100 00111 3 010 on
0000000111 3 0010 0011 01111 4 no 100
0000000011 2 0011 0010 11111 5 in 101
0000000001 1 0001 0001 mil 5 in 101
0000000000 0000 0000 01111 4 110 100
0000000000 0000 0000 00111 3 010 on
0000000001 1 0001 0001 00011 2 on 010
0000000011 2 0011 0010 00001 1 001 001
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0000000111 3 0010 0011 00000 000 000
0000001111 4 0110 0100 00000 000 000
0000011111 5 0111 0101 00001 1 001 001
0000111111 6 0101 0110 00011 2 on 010
0001111111 7 0100 0111 00111 3 010 on
0011111111 8 1100 1000 01111 4 110 100
0111111111 9 1101 1001 inn 5 111 101
1111111111 10 mi 1010 11111 5 111 101
1111111111 10 mi 1010 01111 4 110 100
0111111111 9 1101 1001 00111 3 010 on
0011111111 g 1100 1000 00011 2 on 010
0001111111 7 0100 0111 00001 1 001 001
0000111111 6 0101 0110 00000 000 000
0000011111 5 0111 0101 00000 000 000
0000001111 4 0110 0100 00001 1 001 001
0000000111 3 0010 0011 00011 2 on 010
0000000011 2 0011 0010 00111 3 010 on
0000000001 1 0001 0001 01111 4 no 100
0000000000 0000 0000 11111 5 111 101
Table 6.5: Translation of the thermometer code to a binary representation.
NOTE 1 : In the second column, the decimal number represents comparator state.
NOTE 2: Gray code is very useful for high-speed signal.
3. EEPROM Section
This specific system, like any other one, requires memory for storing and program
instructions (mapping). One important classification of memory is the read-only memory.
Read-only memories (ROM) permit reading at the same high speeds as read/write (R/W)
memories (or perhaps higher), but restrict the writing operation. ROM can be used to
store a microprocessor operating system program. ROM is memory that contains fixed
data patterns. A ROM can be viewed as a combinational logic circuit for which the input is
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the collection of address bits of the ROM and the output is the set of data bits retrieved
from the addressed location. This viewpoint leads to the application of ROMs in code
conversion; that is, in changing the code of the signal from one system (e.g. binary) to
another.
There are a lot of types of read-only memory, like fixed ROM; programmable
ROM (PROM); and erasable programmable ROM (EPROM). The most useful of them is
the erasable programmable ROM (EPROM), which is a ROM that can be erased and
reprogrammed as many times as the user wishes. It is therefore the most versatile type of
read-only memory. It should be noted, however, that the process of erasure and
reprogramming is time-consuming and is intended to be performed only infrequently.
The erasure process can be accomplished by illuminating the memory cell, known
as stacked-gate cell, with ultraviolet light of the correct wavelength (X = 250nm) for a
specified duration (10-30 min), depending on the strength of the UV lamp, using a quartz
window (which is part ofthe EPROM chip). [Ref. 18]
A more versatile programmable ROM is the electrically erasable PROM
(EEPROM). As the name implies, an EEPROM can be erased and reprogrammed
electrically without the need for ultraviolet illumination. EEPROMs utilize a variant of the
floating-gate MOSFET used as an EPROM cell, as shown in Figure 6.25.
An EEPROM is random access like a RAM in the sense that any address can be
selected to be read. But the difference of the EPROM is that only one bit can be
selectively erased with the electric erasure, which is an obvious advantage over UV





Figure 6.25: Circuit symbol of the floating-gate MOSFET used as an EPROM cell
[Ref.18].
The memory is organized into words, as shown in Appendix C. The cross section
of each row with each column corresponds to a different address of the memory map, as
shown in the respective Appendix. The programming of the EEPROM is made using a
specific program MODEMUP made by Universal Programmer & Tester MODULAR
CIRCUIT TECHNOLOGY.
The EEPROM we're using is the Xicor X28C256, which is a 262,144-bit CMOS
EEPROM organized as 32K x 8. Before we use the memory map of the EEPROM, it is
very useful to translate the binary digits of the comparator outputs into hexadecimal code
since the EEPROM we're using needs input addresses in hexadecimal code and produces
the output in binary after translating them first from hexadecimal.
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Table 6.6 shows the transformation of the binary output of the comparators into
hexadecimal code, as the addresses, and the hexadecimal output of the EEPROM into
binary code. The results of the conversion board have been tested using a subsection
containing a small circuit of LEDs and resistors. The inputs to this circuit are the binary
outputs of the EEPROM. The LEDs turn on and off giving an optical representation of the
binary output ofthe EEPROM.
Decimal







Mod 11 Mod 6 Binary Hex Hex Binary Angle
0000000000 00000 000000000000000 00000 00 0000000 00
1 0000000001 00001 000000000100001 00021 01 0000001 01
2 0000000011 00011 000000001100011 00063 02 0000010 02
3 0000000111 00111 000000011100111 000E7 03 0000011 03
4 0000001111 01111 000000111101111 001EF 04 0000100 04
5 0000011111 11111 000001111111111 003FF 05 0000101 05
6 0000111111 inn 000011111111111 007FF 06 0000110 06
7 0001111111 01111 000111111101111 00FEF 07 0000111 07
8 0011111111 00111 001111111100111 01FE7 08 0001000 08
9 0111111111 00011 011111111100011 03FE3 09 0001001 09
10 1111111111 00001 111111111100001 07FE1 0A 0001010 10
11 1111111111 00000 111111111100000 07FE0 0B 0001011 11
12 0111111111 00000 011111111100000 03FE0 OC 0001100 12
13 001 1 1 1 1 1 1
1
00001 001111111100001 01FE1 0D 0001101 13
14 0001111111 00011 000111111100011 00FE3 0E 0001110 14
15 0000111111 00111 000011111100111 007E7 OF 0001 1 1
1
15
16 0000011111 01111 000001111101111 003EF 10 0010000 16
17 0000001 1 1 11111 000000111111111 00IFF 11 0010001 17
18 0000000111 11111 00000001 11 11111 000FF 12 0010010 18
19 0000000011 01111 000000001101111 0006F 13 0010011 19
20 0000000001 00111 000000000100111 00027 14 0010100 20
21 0000000000 00011 000000000000011 00003 15 0010101 21
22 0000000000 00001 000000000000001 00001 16 0010110 22
23 0000000001 00000 000000000100000 00020 17 0010111 23
24 0000000011 00000 000000001100000 00060 18 0011000 24
25 0000000111 00001 000000011100001 000E1 19 0011001 25
26 0000001 1 1 00011 000000111100011 001E3 1A 0011010 26
27 0000011111 00111 000001111100111 003E7 IB 0011011 27
28 00001 11111 01111 000011111101111 007EF 1C 0011100 28
29 0001111111 inn 000111 111111111 00FFF ID 0011101 29
30 0011111111 urn 00111111 111 1111 01FFF IE 0011110 30
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32 1111111111 00111 111111111100111 07FE7 20 0100000 32
33 1111111111 00011 111111111100011 07FE3 21 0100001 33
34 0111111111 00001 011111111100001 03FE1 22 0100010 34
35 0011111111 00000 001111111100000 01FE0 23 0100011 35
36 0001111111 00000 000111111100000 OOFEO 24 0100100 36
37 0000111111 00001 000011111100001 007E1 25 0100101 37
38 0000011111 00011 000001111100011 003E3 26 0100110 38
39 0000001111 00111 000000111100111 001E7 27 0100111 39
40 0000000111 01111 000000011101111 OOOEF 28 0101000 40
41 0000000011 Hill 000000001111111 0007F 29 0101001 41
42 0000000001 inn 000000000111111 0003F 2A 0101010 42
43 0000000000 01111 000000000001111 OOOOF 2B 0101011 43
44 0000000000 00111 000000000000111 00007 2C 0101100 44
45 0000000001 00011 000000000100011 00023 2D 0101101 45
46 0000000011 00001 000000001100001 00061 2E 0101110 46
47 0000000111 00000 000000011100000 OOOEO 2F 0101111 47
48 0000001111 00000 000000111100000 001E0 30 0110000 48
49 0000011111 00001 000001111100001 003E1 31 0110001 49
50 0000111111 00011 000011111100011 007E3 32 0110010 50
51 0001111111 00111 000111111100111 00FE7 33 0110011 51
52 0011111111 01111 001111111101111 01FEF 34 0110100 52
53 0111111111 inn 011111111111111 03FFF 35 0110101 53
54 1111111111 inn 111111111111111 07FFF 36 0110110 54
55 1111111111 01111 111111111101111 07FEF 37 0110111 55
56 0111111111 00111 011111111100111 03FE7 38 0111000 56
57 0011111111 00011 001111111100011 01FE3 39 0111001 57
58 0001 111111 00001 000111111100001 00FE1 3A 0111010 58
59 00001 11111 00000 000011111100000 007E0 3B 0111011 59
60 0000011111 00000 000001111100000 003E0 3C 0111100 60
61 0000001111 00001 000000111100001 001E1 3D 0111101 61
62 0000000111 00011 000000011100011 000E3 3E 0111110 62
63 0000000011 00111 000000001100111 00067 3F 0111111 63
64 0000000001 01111 000000000101111 0002F 40 1000000 64
65 0000000000 11111 000000000011111 000 IF 41 1000001 65
Table 6.6: Transformation of binary to hexadecimal code and vice versa.
In this Chapter, the design and fabrication of each individual component of the
antenna architecture has been presented. In the next Chapter, the simulation results are




Before proceeding to take the experimental results of the array antenna response, it
is not only useful but also necessary to estimate the ideal results of the array. The ideal
case comes from the theory and needs to be compared to the experimental results as they
are obtained in the chamber.
The waveform of the AF or that of the mixer output voltage couldn't be used
directly by the OSNS code. It has to be processed through the quantization procedure.
The mixer output voltage for each pair of elements {(1,3), (1,2)} corresponding to
modulus mi =6 and ni2=ll respectively are shown in Figures 7.1 and 7.2. In the second
plot of each figure we can observe the OSNS quantization code for each channel; i.e. the
comparator states within each modulus.
The number of threshold levels (or the number of comparators in the "on" state) in
each channel depends on the modulus m, that is being considered and is given by m,-l. So,
the number of comparators for mod6 is five (5) and for modll is ten (10), as shown in
Figures 7.1 and 7.2. The output for each comparator state individually for m\=6 is shown
in Figure 7.3, and the comparator outputs for rri2=ll are given in Figures 7.4 and 7.5.
The instantaneous Resolved Direction of Arrival or the antenna transfer function is
obtained ifwe combine the comparator states from each channel.
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Simulated results for mod6
-20 20
Input Angle of Arrival (degrees)
Number of Comparators on each time step for mod 6
-40 -20 20 40
Incident Angle of Arrival (degrees)
Figure 7. 1 : Mixer Output Voltage and the OSNS Quantization Code for the pair of
elements (1,3) corresponding to modulus mi =6.
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Simulated results for modi 1
-60 -40 -20 20
Input Angle of Arrival (degrees)
40 60 80
Number of Comparators on each time step for mod 1
1
-80 -60 -40 -20 20 40
Incident Angle of Arrival (degrees)
60 80
Figure 7.2: Mixer Output Voltage and the OSNS Quantization Code for the pair of
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Figure 7.3: Comparator Outputs corresponding to modulus nti=6
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Figure 7.5: Comparator Outputs corresponding to modulus m2=ll
(thresholds T6-T10).
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Figure 7.6 shows the simulated transfer function of the array antenna having the
EF included. A number of errors appear in this plot. These errors occur when the input
direction of arrival occurs about a code transition point. At this point some of the
comparators switch as they should but some may not. This results in a large error in the
resolution DOA. These errors or "glitches" can however be isolated and corrected through
interpolation signal processing. We can also decrease the field of view (-50°<
<f>
<50°). As
a final result of the simulation analysis the array transfer function for the smaller interval is




























Angle of Arrival (degrees)
40 60 80
Figure 7.6: OSNS Resolved Direction of Arrival for -90°<<*k90° and the effect of
the element factor (EF) on the array antenna transfer function.
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Simulated Antenna Transfer Function
-10 10
Angle of Arrival (degrees)
50
Figure 7.7: Simulated Transfer Function ofOSNS antenna, for interval -50° < ^ < 50°,
using mi =6 an rri2 -11.
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VIII. EXPERIMENTAL RESULTS & COMPARISON WITH
THE THEORETICAL ONES
A. MIXER OUTPUT
Using the anechoic chamber facility at the Naval Postgraduate School, antenna
pattern measurements were taken for each pair of elements. The experimental
measurements of the mixer output voltages response for both channels, are shown in
Figure 8.1. The similarity of the experimental results to the simulated folding waveforms
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Figure 8.3: Experimental and simulated folding waveforms using channel 2 f/w? - 11).
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The differences between the experimental results and the simulated ones for
angles close to the normal of the array antenna are very small. The major difference
between the experimental results and the simulated ones is at wide angles due to the
reflection and scattering from the edges of the ground plane. These differences are
highlighted as shown in Figure 8.4 (mi = 6) and in Figure 8.5 (rri2 = 11). These plots
show the response of the arrays at both edges of the ground plane for various absorber
and edge waveguide configurations. The element patterns of the open-ended waveguides
cause the mutual coupling due to the non-periodic spacing of the elements.
The corresponding experimental transfer function of the array antenna is shown in
Figure 8.6, using the smaller interval (-50°< < 50°). These results show only the
performance of the antenna array with all the subsequent processing (e.g. comparators,
EEPROM, etc.) done using a computer. The encoding errors in Figure 7.7 are also
present in the experimental results. They do, however, occur with different amplitudes
and positions within the DOA due to the differences with phase response in each channel.
It must be emphasized that the encoding errors are typical and are correctable.
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Figure 8.4: Wide angle experimental results due to edge effects for w; = 6.
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Mixer Output Voltage (Volts)
Mixer Output Voltage (Volts)
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Figure 8.6: Experimental antenna Transfer Function, using computer code.
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B. SUMMING AMPLIFIER OUTPUT
Continuing with the other components of the construction, the output voltages of
the summing amplifier, for the two channels, are shown in Figure 8.7. Note the shifting
that has been done to obtain the desired input voltage to the comparators and the
amplification to spread the threshold levels for better resolution between them.
-60 -40 -20 20
Direction of Arrival (degrees)
40 60
Figure 8.7: Summing Amplifier's Output Voltage.
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C. A/D CONVERSION OUTPUT
The logic outputs of the comparators are addressed to the EEPROM. Using the
predetermined program in the EEPROM, these values are mapped. The 7-bit word
outputs from the EEPROM are transferred, through the DI/O board, to a LabVIEW VI
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Figure 8.8: Experimental antenna Transfer Function.
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IX. SUMMARY AND CONCLUSIONS
In this thesis, a new, phase-sampled direction finding architecture based on the
optimum symmetrical number system has been designed, fabricated, and tested for high
angular resolution of the direction of arrival of the incident electromagnetic wave. Three
rectangular waveguide antenna elements mounted on a ground plane have been used,
forming two pairs (channels) with the first element shared by each one of the other
elements playing the role of the reference element. The design of an OSNS array is
described by the equations
" X [ M \M = Tim, d, =n— =








' 2m, M '
providing the dynamic range (DR) M, the folding period n„ the inter-element spacing d,
and the spatial resolution r, respectively. All of the above variables («,, d>, r) are
determined by the dynamic range M. Dynamic rangeM can be increased by
1
.
increasing the number ofmoduli, or
2. increasing the values of the individual moduli.
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If we need to keep the antenna size as small as possible, i.e. without adding
antenna elements, implies that it is necessary to increase the values of the individual
moduli, since m„ in the DR equation is equivalent to a channel.
The spatial resolution is commonly expressed in bits, B. Thus, the equivalent
number of bit resolution is obtained from M=2B .






Large w, results in small spacing. In general, as w, decreases, the channel spacing increases
but the number of comparators decreases, given by m,-l
.
The basic tradeoffs, which also form the advantages of the OSNS concept, are
illustrated in Figure 9.1, for two and three channel arrays. The solid line is classical
Rayleigh resolution limit, % , where dnaBl is the distance between the farthest elements
in the array. Each circle represents an OSNS array design based on a set oftwo (for N=2)
or three (for N=3) relatively prime integers less than 50, like in our set of moduli (6,1 1).
The appeal the OSNS architecture is its flexibility and ability to provide high resolution
with as few as three closely spaced elements. Even finer spatial resolution can be obtained
for shorter baselines when integers greater than 50 are included. In practice, the element
spacings will be limited by the size of the antenna elements themselves.
There are three major advantages of the OSNS DF architecture. First, it has a wide
instantaneous field of view that is only limited by the receiving element pattern edge effect.
The DF process does not require any antenna steering or beam scanning. This is critical
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for intercepting low probability of intercept signals. Second, the architecture is capable of
wideband operation. The transmission lines incorporated in the feed do not have to
compensate for space delays as they do in many scanning arrays. Therefore the line lengths
can be kept short. Finally, the OSNS architecture has the ability to provide high resolution
DF with as few as three closely spaced elements, which can be arranged in a number of
possible configurations. In some applications element placement at certain locations on the
platform may be prohibited, in which case an alternate OSNS design could be used to
provide the same unambiguous DOA resolution.
In this antenna, the outputs of each channel are mixed together using a mixer,
shifted and amplified using a summing amplifier, and phase analyzed using a ladder of
comparators. The experimental results obtained from an EEPROM in the anechoic
chamber compared with the simulated ones and they have been found similar except for
some small differences. The definite actual ground plane compared with the ideal infinite
one produces the edge effects for wide off boresight angles. In this case it is not possible
to obtain the direction of arrival information over the entire field of view (0° to ±90°).
However, a smaller interval is available (from 0° to ±50°), where the experimental and the
simulated results are identical.
The antenna transfer function has a lot of similarities with the simulated one,
except for the errors, which appear when the input direction of arrival occurs about a code
transition point. At this point some of the comparators switch, as they should, but some
don't. The main reason that some comparators fail to switch at the right point is the
thermal noise they face. The failure of switching at the right threshold level produces the
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spikes ("glitches"), since the mapping process is very sensitive for these changes. Even a
failure of a single comparator can produce a large ambiguity in the resolved direction of
arrival.
There are some solutions for the previous problems. These "glitches" can be
isolated and corrected through interpolation signal processing. Another approach for
correcting some of these errors is the parity checking, using parity check codes. This last
process affects the number of comparators in the architecture and another construction has
to be obtained for getting the desired results. This process can provide another field of























THREE-CHANNELS (4 ELEMENTS) THREE-CHANMOS (4 ELEMENTS)
Figure 9.1 : Tradeoffs for two and three channel arrays for combinations of relatively prime
integers less than 50. Each circle represents a unique OSNS configuration. [Ref 1 0]
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APPENDIX A. MATLAB CODES
Program 1
% This program "OSNS6.rrT calculates the simulated results (array factor, phase delay,
% mixer output voltage) of the array for the moduli set (6,1 1 ) and by loading the data
% from the measurements in the anechoic chamber it compares them together.
% Check OSNS design with mixers vs. phase and array output results.
% Two element arrays assumed.






% number of moduli in array design and their values
mm=[6 11]; nm=length(mm);
disp('moduli are: '),disp(mm)
% specify a modulus to plot
m=input('enter a modulus: ');
% from design equations
M=prod(mm);
n£=M/2/m;
%dw=nf; % old design for phase differences
dw=m72; % new design for mixer ouputs
d=dw*wavl;
args=k*d*sin(-pi/2);
















faz(n)=atan2( 1 e- 1 0,af{n));
end
% mixer output unsealed
mxl(n)=cos(arg(n)-args-55*(pi/180))
mx2(n)=flipud(mxl (n));
% mixer output scaled
mx(n)=modscale6*cos(arg(n)-args-131.5*(pi/180))+(0.2986-0.2934);




% Simulated results for the channel 1 (mod6) of the OSNS antenna
figure(l)






title([' bins = ',num2str(M),' modulus = ',num2str(m),' folds = ',num2str(nf)])






title(['frequency = ',num2str(f71e9),' GHz',' spacing = ',num2str(d/.0254),' in '])



















save simu6.dat both6 -ascii





xlabel('Direction of Arrival (degrees)')
ylabel('Mixer Output Voltage (Volts)'),grid
hold off




% Illustrates the mutual coupling and Edge effects for experimental results Vs simulated
results for angles (-90 to -65)
figure(3)
plot(df5(:,3),dfi5(:,4),'b-') % 2. experimental results (edge waveguides open & no
absorber on top)
hold on
plot(df3(:,3),dr3(:,4),'b-.') % 5 ... . » - (edge waveguides covered & tight
absorber around)
hold on
plot(d£2(:,3),df2(:,4),'b*') % 4. * * * » » (edge waveguides covered & loose
absorber around)
hold on
plot(dfl(:,3),dfl(:,4),'b.') % 3. . . . experimental results (edge waveguides covered & no
absorber around)
hold on
plot(thd,mx,'b:') % 1. simulated results
xlabel('Direction of Arrival (degrees)')
ylabel('Mixer Output Voltage (Volts)'), grid
hold off
title(['Mutual coupling and Edge effects for experimental results Vs simulated results for
mod',num2str(m),])
text(-87,.365, '1.— simulated results')
text(-87,.34,'2. experimental (edge waveguides open & no absorber on top)')
text(-87,.315, '3. . . . experimental (edge waveguides covered & no absorber around)')
text(-87,.29,'4. * * * (edge waveguides covered & loose absorber around)')
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% Illustrates the mutual coupling and Edge effects for experimental results Vs simulated
results for angles (50 to 90 degrees)
flgure(4)
plot(df5(:,3),df5(:,4),'b-') % 2. experimental results (edge waveguides open & no
absorber on top)
hold on
plot(df3(:,3),df3(:,4),'b-.*) % 5 ... . - .. (edge waveguides covered & tight
absorber around)
hold on
plot(d£2(:,3),df2(:,4),'b*') % 4 * * * - •• ^edge waveguides covered & loose
absorber around)
hold on
plot(dfl(:,3),dfl(:,4),'b.') % 3. . . . experimental results (edge waveguides covered & no
absorber around)
hold on
plot(thd,mx,'b:') % 1. simulated results
xlabel('Direction of Arrival (degrees)')
ylabel('Mixer Output Voltage (Volts)'), grid
hold off
title(['Mutual coupling and Edge effects for experimental results Vs simulated results for
mod',num2str(m),])
text(58,-.21, '1.— simulated results')
text(58,-.235,'2. experimental (edge waveguides open & no absorber on top)')
text(58,-.26, '3. . . . experimental (edge waveguides covered & no absorber around)')
text(58,-.285,'4. * * * (edge waveguides covered & loose absorber around)')










% The previous program itself is organized for modulus 6, but it can be used for modulus
% 11, as well, by changing the appropriate parameters (columns) for modulus 1
1
% (e.g. from modulus 6 plot(df5(:.3).df5(:.4), ,b-')
% change to plot(df5(:J),df5(:.2),'b-')
% also you have to take into account the following changes
modscalel l=(0.2986+0.3087)/2;
% mixer output unsealed
mxl(n)=cos(arg(n)-args-55*(pi/180));
% mixer output
mx(n)=modscalel 1 *cos(arg(n)-args-55*(pi/l 80))-(0.3036-0.2986);
bothll=[thd , mxr|;
save simul l.dat bothl 1 -ascii
Program 3
% This program measures the response of the Low Noise Amplifiers
% Input Power to the Amplifiers
X = -50:2:-20;
% Output Power form the Amplifier 450873
Yl = [-14.05,-13.22,-12.09,-10.73,-9.21,-7.53,-5.88,-4.0,-2.13,-
0.27,1.56,3.21,4.80,6.10,6.93,7.5];
% Output Power form the Amplifier 450874
Y2 = [- 1 4.34,- 1 3 .57,- 1 2.47,- 11.1 5,-9.63,-7.97,-6.32,-4.47,-2.60,-
0.75,1.04,2.60,4.11,5.24,6.0,6.68];
% Output Power form the Amplifier 450875
Y3 = [-12.11,-11.34,-10.18,-8.82,-7.32,-5.68,-4.07,-2.27,-
0.45,1.31,2.97,4.34,5.53,6.2,6.68,6.96];
% Output Power form the Amplifier 45 1 376
Y4 = [-13.35,-12.53,-1 1.55,-10.1 1,-8.7,-7.0,-5.42,-3.58,-
1.74,0.04,1.7,3.0,4.0,4.81,5.4,5.77];
% Output Power form the Amplifier 002
Y5 = [-10.72,-9.75,-8.48,-7.0,-5.37,-3.61,-
1.87,0.15,2.3,4.29,6.26,8.08,10.04,11.91,13.57,14.96];
% Output Power form the Amplifier 001
Y6 = [-11.02,-10.09,-8.82,-7.37,-5.75,-4.01,-2.29,-
0.27,1.71,3.69,5.66,7.51,9.47,11.38,13.07,14.57];




% Output Power form a Cascade of the Amplifiers 450874 - 450875
Y23= [-18.54,-18.54,-18.54,-18.55,-18.56,-18.56,-18.57,-18.56,-18.55,-18.55,-18.54,-
18.53,-18.52,-18.52,-18.51,-18.51];
% Output Power form a Cascade of the Amplifiers 000 - 002
Y56= [-20.17,-20.13,-20.06,-19.95,-19.85,-19.80,-19.80,-19.79,-19.74,-19.69,-19.59,-
19.54,-19.54,-19.54,-19.53,-19.47];
% Comparison of the amplifiers (LNAs) individually and in cascades
figure(l)
plot(X,Yl,'b ,,X,Y2, ,b ,,X,Y3,*b ,,X,Y4, ,b ,,X,Y5,'b-',X,Y6, ,b~
',X,Y14,'b+*,X,Y23,'bo',X,Y56,*b*'),grid
title(' Transfer function of the Low Noise Amplifiers (LNAs)
')
xlabel(' Input Power ( dBm )
')




text(-29,- 1 ,'450875-45 1 376')
text(-39,-15.5,*Cascades 450873-451376 " o "*)
text(-35.1,-17,*450874 - 450875 " + "')
text(-39,-22,'Cascade 001 - 002 " * '")
Program 4
% Response of the Weigthed Summing Amplifier circuit







axis([l 73 -.7 6.4])
title('Response of the Weighted Summing Amplifier (output) vs mixer output voltage
(input)')
xlabel('One folding period')
ylabel('Input - Output Voltage (Vdc)')





% This program ** osnsantsimt7.m " calculates the number of comparators in each time
% step for modulus 6 and modulus 1 1. both for simulated and experimental results.
% It also plots the waveform for each threshold level (for the two moduli)
% It plots the Mixer output voltage in conparison with the number of comparators for
% each time step.
% Finally, it calculates the Estimated Angle of Arrival.
% This program switches from the simulated results to the experimental ones by simply
% change (switch to % ) the loading files, the variables, and the threshold voltages.




























































% all the data points
% cl is the bottom comparator





















































%encoding the thermometer code into a decimal number.



























xlabel('Input Angle of Arrival (degrees)')
ylabel('Mixer Output Voltage (Volts)'),grid




xlabel('lncident Angle of Arrival (degrees)')
ylabel("Number of Comparators')
title('Number of Comparators on each time step for mod 1 1')
axis([-90 90 -0.5 10.5])
orient tall
figure(2)
subplot(5,l,l),plot(u2,c_mll(:,2)),grid,axis([-90 90 -0.1 1.1])
title('Modulus 1 r),ylabel(Tl '),orient tall
subplot(5,l,2),plot(u2,c_mll(:,3)),grid,axis([-90 90 -0.1 1.1])
ylabel(T2'),orient tall
subplot(5,l,3),plot(u2,c_mll(:,4)),grid,axis([-90 90 -0.1 1.1])
ylabel("T3'),orient tall
subplot(5, 1 ,4),plot(u2,c_ml 1 (:,5)),grid,axis([-90 90 -0. 1 1 . 1 ])
ylabel(T4'),orient tall
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subplot(5,l,5),plot(u2,c_ml l(:,6)),grid,axis([-90 90 -0.1 1.1])
ylabel(T5'),orient tall
figure(3)
subplot(5, 1 , 1 ),plot(u2,c_ml 1 (:,7)),grid,axis([-90 90 -0. 1 1.1])
title('Modulus 1 1 ,),ylabel(T6*),orient tall
subplot(5,l,2),plot(u2,c_ml l(:,8)),grid,axis([-90 90 -0.1 1.1])
ylabel(T7'),orient tall
subplot(5,l,3),plot(u2,c_ml l(:,9)),grid,axis([-90 90 -0.1 1.1])
ylabel(T8'),orient tall
subplot(5,l,4),plot(u2,c_ml l(:,10)),grid,axis([-90 90 -0.1 1.1])
ylabel(T9'),orient tall




























% all the data points
% cl is the bottom comparator



























%encoding the thermometer code into a decimal number.















xlabel('Input Angle of Arrival (degrees)')
ylabel('Mixer Output Voltage (Volts)'),grid




xlabel('Incident Angle of Arrival (degrees)')
ylabelCNumber of Comparators')
title('Number of Comparators on each time step for m6')
axis([-90 90 -0.5 5.5])
figure(5)
subplot(5,l,l),plot(u2,c_m6(:,2)),grid,axis([-90 90 -0.1 1.
title('Modulus 6'),ylabel(Tl'),orient tall
subplot(5,l,2),plot(u2,c_m6(:,3)),grid,axis([-90 90 -0.1 1.
ylabel('T2'),orient tall
subplot(5,l,3),plot(u2,c_m6(:,4)),grid,axis([-90 90 -0.1 1.
ylabel('T3'),orient tall
subplot(5,l,4),plot(u2,c_m6(:,5)),grid,axis([-90 90 -0.1 1.
ylabel('T4'),orient tall







xlabel('Incident Angle of Arrival (degrees)')
ylabel('Number of Comparators')
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title('Number of Comparators on each time step for mod 1 1 & mod 6')
axis([-90 90 -0.5 10.5])
orient landscape
for k=l :point_num
if(osnsml l(k)=0 & osns_m6(k)=0)
doa(k) - 0;
elseif(osnsml l(k)=l & osns_m6(k)=l)
doa(k)=l;
elseif (osnsml l(k)=2 & osns_m6(k)=2)
doa(k) = 2;
elseif (osnsml l(k)=3 & osns_m6(k)=3)
doa(k) = 3;
elseif (osnsml l(k)=4 & osns_m6(k)=4)
doa(k) =4;
elseif (osnsm 11(k)=5 & osns_m6(k)==5)
doa(k) = 5;
elseif (osnsml l(k)=6 & osns_m6(k)=5)
doa(k) = 6;
elseif (osnsml l(k)—7 & osns_m6(k)=4)
doa(k) = 7;
elseif (osnsml l(k)=8 & osns_m6(k)=3)
doa(k) = 8;
elseif (osnsml l(k)==9 & osns_m6(k)=2)
doa(k) = 9;
elseif (osnsml 1(k)= 1 & osns_m6(k)=l)
doa(k)=10;
elseif (osnsml l(k)= 10 & osns_m6(k)=0)
doa(k)-ll;
elseif (osnsml l(k)=9 & osns_m6(k)==0)
doa(k)=12;




elseif (osnsml l(k)=7 & osns_m6(k)=2)
doa(k) = 14;
elseif (osnsml l(k)=6 & osns_m6(k)=3)
doa(k)=15;
elseif (osnsml l(k)=5 & osns_m6(k)=4)
doa(k)=16;
elseif (osnsml l(k)=4 & osns_m6(k)=5)
doa(k)=17;
elseif (osnsm 11 (k)=3 & osns_m6(k)==5)
doa(k)=18;
elseif (osnsml l(k)=2 & osns_m6(k)=4)
doa(k)=19;
elseif (osns_mll(k)=l & osns_m6(k)=3)
doa(k) = 20;
elseif (osnsml l(k)=0 & osns_m6(k)=2)
doa(k)-21;
elseif (osnsml l(k)=0 & osns_m6(k)=l)
doa(k) = 22;
elseif (osns_mll(k)=l & osns_m6(k)=0)
doa(k) - 23;
elseif (osnsml l(k)=2 & osns_m6(k)=0)
doa(k) = 24;
elseif (osnsml l(k)=3 & osns_m6(k)=l)
doa(k) = 25;
elseif (osnsml l(k)=4 & osns_m6(k)==2)
doa(k) = 26;
elseif (osnsml l(k)=5 & osns_m6(k)=3)
doa(k) = 27;
elseif (osnsml l(k)=6 & osns_m6(k)=4)
doa(k) = 28;
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elseif (osnsml l(k)=7 & osns_m6(k)=5)
doa(k) = 29;
elseif (osnsml l(k)=8 & osns_m6(k)=5)
doa(k) = 30;
elseif (osnsml l(k)=9 & osns_m6(k)=4)
doa(k) = 31;
elseif (osnsml l(k)=10 & osns_m6(k)=3)
doa(k) = 32;
elseif (osnsml l(k)=10 & osns_m6(k)—2)
doa(k) = 33;
elseif (osnsml l(k)=9 & osns_m6(k)=l)
doa(k) = 34;
elseif (osnsml l(k)=8 & osns_m6(k)=0)
doa(k) = 35;
elseif (osnsml l(k)=7 & osns_m6(k)=0)
doa(k) = 36;
elseif (osnsml l(k)=6 & osns_m6(k)=l)
doa(k) = 37;
elseif (osnsml l(k)=5 & osns_m6(k)=2)
doa(k) = 38;
elseif (osnsml l(k)=4 & osns_m6(k)=3)
doa(k) = 39;
elseif (osnsml l(k)=3 & osns_m6(k)=4)
doa(k) = 40;
elseif (osnsml l(k)=2 & osns_m6(k) ::=5)
doa(k) = 41;
elseif (osnsml l(k)=l & osns_m6(k)=5)
doa(k) = 42;
elseif (osnsml l(k)=0 & osns_m6(k)=4)
doa(k) = 43;
156
elseif (osnsml l(k)=0 & osns_m6(k)—3)
doa(k) - 44;
elseif (osnsml l(k)=l & osns_m6(k)=2)
doa(k) = 45;
elseif (osns_ml l(k)=2 & osns_m6(k)=l)
doa(k) = 46;
elseif (osnsml l(k)=3 & osns_m6(k)=0)
doa(k) = 47;
elseif (osnsml l(k)=4 & osns_m6(k)=0)
doa(k) = 48;
elseif (osnsml l(k)=5 & osns_m6(k)=l)
doa(k) = 49;
elseif (osnsml l(k)=6 & osns_m6(k)=2)
doa(k) = 50;
elseif (osnsml l(k)=7 & osns_m6(k)=3)
doa(k) = 51;
elseif (osnsml l(k)=8 & osns_m6(k)=4)
doa(k) = 52;
elseif (osnsml l(k)=9 & osns_m6(k)=5)
doa(k) = 53;
elseif (osnsml l(k)=10 & osns_m6(k)=5)
doa(k) - 54;
elseif (osnsml l(k)= 10 & osns_m6(k)=4)
doa(k) = 55;
elseif (osnsml l(k)=9 & osns_m6(k)=3)
doa(k) = 56;
elseif (osnsml l(k)=8 & osns_m6(k)=2)
doa(k) = 57;
elseif (osnsml l(k)=7 & osns_m6(k)=l)
doa(k) = 58;
elseif (osnsml l(k)=6 & osns_m6(k)=0)
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doa(k) = 59;
elseif (osnsml 1 (k)=5 & osns_m6(k)=0)
doa(k) = 60;
elseif (osnsml l(k)—4 & osns_m6(k)=l)
doa(k) = 61;
elseif (osnsm11 (k)=3 & osns_m6(k)=2)
doa(k) = 62;
elseif (osnsml l(k)=2 & osns_m6(k)=3)
doa(k) = 63;
elseif (osns_mll(k)=l & osns_m6(k)=4)
doa(k) = 64;














xlabel('Angle of Arrival (degrees)')
ylabel('Estimated Angle of Arrival (degrees)')
orient landscape
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APPENDIX B. LABVIEW VI CODE
LabVIEW Virtual Instruments (VI) code has been used to create the Thomas.vi
program. The Thomas.vi is used to control GPIB in order to communicate with the
multimeter to get the output voltage values of the mixer and store them.
Before proceeding to the small description of the program itself it is useful to say
a few words about the GPIB.
The General Purpose Interface Bus (GPIB), also called IEEE 488, is a method of
communicating with standard-alone instruments, such as multimeters and oscilloscopes.
The most direct method is to install a plug-in GPIB board in the computer and connect
the respective instrument directly to this board with a GPIB cable, as the Figure B.l
shows. The GPIB cable consists of a shielded 24-conductor cable, which has both a plug




Figure B.l : Configuration to link devices using a GPIB cable. [Ref. 19]
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The GPIB carries device-dependent messages and interface messages. GPIB
devices can be Talkers, Listeners, and Controllers. A multimeter, like in our case, is a
Talker and may be a Listener as well. The Controller manages the flow of information on
the GPIB by sending commands to all devices.
With the GPIB interface board and its software, the computer plays all three roles:
• Controller - to manage the GPIB,
• Talker - to send data,


















GND (Twisted Pair with DAV*)
GND (Twisted Pair with NRFD*)
GND (Twisted Pair with NDAC*)
GND (Twisted Pair with IFC*)
GND (Twisted Pair with SRQ*)
GND (Twisted Pair with ATN*)
SIGNAL GROUND
Figure B.2: A GPIB Connector Showing Signal Assignment. [Ref. 19]
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After this small analysis, the code will be understandable easily.
Any VI contains an interactive user interface, which is called the front panel,
because it simulates the panel of physical instrument. The front panel can contain knobs,
push buttons, graphs, and other controls and indicators, as shown in Figure B.3. VI
receives instructions from a block diagram which it can be constructed using the
graphical programming language, G. We can think of the block diagram as source code.
The procedure for this code and the small steps, that are followed for the
successful communication between a GPIB device and a computer, are shown below:
i. Service Request (SRQ). The GPIB line that the device asserts to notify the
CIC (Controller-In-Charge) that the device needs servicing,
ii. Writes command string and send it to the GPIB device (multimeter), as the
frame in Figure B.4 shows,
iii. Waits for GPIB to assert SRQ to indicate that reading is available, as
shown in Figure B.5 (frame 1).
iv. Reads measurement from multimeter, as shown in Figure B.5 (frame 2).
As the left icon in this frame indicates, reads by the count number of bytes
from the GPIB device (multimeter). As the right icon indicates, it copies
the measurement value,
v. Figure B.6 shows that it clears the SRQ mode in order to be ready for the
next request. [Ref. 19]
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Figure B.5: Frame 1 waits for GPIB to assert SRQ.
Frame 2 reads measurement from multimeter.
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Thomas.vi
Last modified on 10/3/97 at 1 1 :56 AM
Page 3BT
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Thomas.vi
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Figure B.6: Clears the SRQ mode in order to be ready for the next request.
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APPENDIX C. MOD_EMUP PROGRAM FOR EEPROM
The programming of the EEPROM is made using a specific program
MODEMUP made by Universal Programmer & Tester MODULAR CIRCUIT
TECHNOLOGY.
The memory of EEPROM is organized into words. The memory map, with the
intermission of each row with each column, is corresponding to a different address.
00000 00 16 FF 15 FF FF FF 2C --FF FF FF FF FF FF FF 2B +
00010 FF FF FF FF FF FF FF FF --FF FF FF FF FF FF FF 41 A
00020 17 01 FF 2D FF FF FF 14 --FF FF FF FF FF FF FF 40 ... - @
00030 FF FF FF FF FF FF FF FF --FF FF FF FF FF FF FF 2A *
00040 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF
00050 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF
00060 18 2E FF 02 FF FF FF 3F -FF FF FF FF FF FF FF 13 ?
00070 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF 29 )
00080 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF
00090 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF
000A0 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF
000B0 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF
000C0 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF
000D0 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF
000E0 2F 19 FF 3E FF FF FF 03 -FF FF FF FF FF FF FF 28 / . . > (
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OOOFO FF FF FF FF FF FF FF FF --FF FF FF FF FF FF FF 12 . .
.
OOIOO FF FF FF FF FF FF FF FF --FF FF FF FF FF FF FF FF . .
.
00110 FF FF FF FF FF FF FF FF --FF FF FF FF FF FF FF FF . .
00120 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF . .
00130 FF FF FF FF FF FF FF FF --FF FF FF FF FF FF FF FF . .
00140 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF . .
.
00150 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF . .
00160 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF . .
00170 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF . .
00180 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF . .
.
00190 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF . .
001A0 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF .
.
001 BO FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF .
00ICO FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF .
001 DO FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF .
01E0 30 3D FF 1A FF FF FF 27 -FF FF FF FF FF FF FF 04 =
001F0 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF 11 ...
00200 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF .
.
00210 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF .
003C0 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF
003D0 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF
003E0 3C 31 FF 26 FF FF FF IB -FF FF FF FF FF FF FF 10 < 1 .&
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003F0 FF FF FF FF FF FF FF FF --FF FF FF FF FF FF FF 05
00400 FF FF FF FF FF FF FF FF --FF FF FF FF FF FF FF FF
00410 FF FF FF FF FF FF FF FF --FF FF FF FF FF FF FF FF
007C0 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF
007D0 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF
007E0 3B 25 FF 32 FF FF FF OF -FF FF FF FF FF FF FF 1C ; % . 2
007F0 FF. FF FF FF FF FF FF FF -FF FF FF FF FF FF FF 06
00800 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF
00810 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF
OOFCO FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF
OOFDO FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF
OOFEO 24 34 FF OE FF FF FF 33 -FF FF FF FF FF FF FF 07 $ : 3
OOFFO FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF ID
01000 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF
01010 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF
01FC0 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF
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01FD0 FF FF FF FF FF FF FF FF --FF FF FF FF FF FF FF FF
OlFEO 23 OD FF 39 FF FF FF 08 --FF FF FF FF FF FF FF 34 # . . 9 4
01FFO FF FF FF FF FF FF FF FF --FF FF FF FF FF FF FF IE
02000 FF FF FF FF FF FF FF FF --FF FF FF FF FF FF FF FF
02010 FF FF FF FF FF FF FF FF --FF FF FF FF FF FF FF FF
03FC0 FF FF FF FF FF FF FF FF --FF FF FF FF FF FF FF FF
03FD0 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF
03FE0 OC 22 FF 09 FF FF FF 38 --FF FF FF FF FF FF FF IF .
"
8
03FF0 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF 35
04000 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF
04010 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF
07FC0 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF
07FD0 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF
07FE0 OB OA FF 21 FF FF FF 20 -FF FF FF FF FF FF FF 37 . . . ! 7
07FF0 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF 36 6
08000 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF
08010 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF
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09000 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF
09010 FF FF FF FF FF FF FF FF --FF FF FF FF FF FF FF FF
09020 FF FF FF FF FF FF FF FF -FF FF FF FF FF FF FF FF
09030 FF FF FF FF FF FF FF FF --FF FF FF FF FF FF FF FF
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The MAX915/MAX916 high-speed, single and dual TTL
voltage comparators eliminate oscillation by separating the
comparator input and output stages with a negative edge-
triggered master/slave flip-flop. Comparator propagation
delay is typically 6ns. and is Insensitive to input overdrive.
The MAX915 and MAX916 resolve input signals as small as
2mV and 2.4mV, respectively.
These comparators operate either from dual supplies or
from a singie +5V supply. The input common-mode volt-
age range extends below the negative supply rail, allowing
ground-sensing applications with a single +5V supply
The MAX915 is a single TTL comparator, available in 8-pin
DIP and SO packages. The MAX916 is a dual version
available in 16-pin DIP and SO packages. For equivalent
devices with complementary ECL outputs and 2ns propa-

































Oscillation Free: Clocked Architecture
6ns Propagation Delay
Propagation Delay Insensitive to Overdrive
Single +5V or Dual ±5V Supplies
2mV Input Resolution (MAX915)
Input Range Includes Negative Supply Rail
Low Power: 14mA (70mW) per Comparator, <-5V
1.5ns Setup Time with 5mV Overdrive






PART TEMP. RANGE PIN-PACKAGE
MAX91SCPA rrc to 70"C 8 Plastic DIP
MAX915CSA 0°C to +70°C 8SO
MAX915C/D 0"C to +70°C Dice*
MAX915EPA -40*C to +85'C 8 Plastic DIP
MAX915ESA -40*C to +85-C 8 SO
MAX91SMJA -55°Cto+125*C 8 CERDIP
MAX916CPE 0°Cto+70°C 16 Plastic DIP
MAX916CSE 0°C to +70"C 16 Narrow SO
MAX916C/D 0°C to +70»C Dice*
MAX916EPE
-40*Cto+85oC 16 Plastic DIP
MAX916ESE -40*C to +85"C 16 Narrow SO






















Positive Supply Voltage (V+ to GND) +6V
Negative Supply Voltage (V- to GND)
-6V
Differential Input Voltage (V- - 0.3V) to (v+ + 0.3V)
Common-Mode Input Voltage (V- - 3V) to (V+ + 0.3V)
Clock Input Voltage (GND - 3V) to (V+ + 0.3V)
Output Short-Circuit Duration
To V+, GND Continuous
ToV- 10sec
Output Current (Q or Q) 20mA
Continuous Power Dissipation (Ta = +70°C)
8-Pin Plastic DIP (derate 9.09mWA"C above +70°C) ...727mW
8-Pin SO (derate 5.88mW/°C above +70°C) 471mW
8-Pin CERDIP (derate B.OOmWrC above +70°C) 640mW
16-Pin Plastic DIP (derate 10.53mW/"C above +70°C)....842mW
16-Pin Narrow SO (derate 8.70mW/°C above +70°C) ..696mW
Storage Temperature Range -65°C to +150°C
Junction Temperature Range
-65*C to +170°C
Lead Temperature (soldering. 10sec) +300°C
Stresses beyond those listed under 'Absolute Maximtjn Ratings' may cause permanent damage to the device. These are stress ratings only, and functional
Cfjenitkx) of Ito oevico £t these cr any atner conations o^ Exposure to
absolute maximum rating conditions lor extended periods may affect device reliabiity
ELECTRICAL CHARACTERISTICS
(V+ = +5V, V- = -5V. Ta = +25°C. unless otherwise noted )
PARAMETER SYMBOL CONDITIONS MM TYP MAX UNITS




Input Bias Current IB lB+ or Ib- 5 10 MA
Input Offset Current los VCM = 0V 0.2 1.0 ma
Input Referred Noise Voltage en (Notel) 600 900 "V
Input Common-Mode Range VCMR V--0.1 V+-Z2 V
Common-Mode Rejection Ratio CMRR (Note 2) 90 120 uV/V
Power-Supply Rejection Ratio PSRR (Note 3) 60 120 nv/v
Output High Voltage Voh (Note 4) 2.8 3.5 V
Output Low Voltage Vol (Note 4) 0.3 0.4 V
Clock Input Voltage High VlH 2 V
Clock Input Voltage Low VlL 0.8 V
Clock Input Current High llH 0.5 10 pA




















(Notes 6. 7. 9)
tPO+ Q, O rising 6 8
ns
tPD- Q. tailing 6 8
Propagation-Delay Skew tSKEW (Notes 6. 7. 8) 0.5 3.0 ns
Clock Setup Time (Notes 6, 9) tsu
Voo»5mV 1.5
ns





(V-f = +5V, V- = -5V, Ta = Tmin to Tmax. unless otherwise noted.)
PARAMETER SYMBOL CONDITIONS MM TYP MAX UNITS




Input Bias Current IB lB+ or Ib- 5 15 MA
Input Offset Current los VCM = 0V 0.2 2.0 liA
Input Referred Noise Voltage On (Notel) 600 900 |iV
Input Common-Mode Range VCMB V--0.1 V+-2.2 V
Common-Mode Rejection Ratio CMRR (Note 2) 90 150 |iV/V
Power-Supply Rejection Ratio PSRR (Note 3) 60 150 |iV/V
Output High Voltage VrjH (Note 4) 2.8 3.5 V
Output Low Voltage vol (Note 4) 0.3 0.4 V
Clock Input Voltage High Vih 2 V
Clock Input Voltage Low VlL 0.8 V
Clock Input Current High llH 0.5 15 MA
















































Guaranteed by design. Input referred noise voltage uncertainty is specified over the full bandwidth of the device.
Common-mode rejection ratio is tested over the full common-mode range. The common-mode range for dual-supply
operation is from (V- - 0. IV) to (V+ - 2.2V). The common-mode range for single-supply operation is from -0.1V to
(V+ - 2.2V).
Tested for 4.75V < V+ < 5.25V and -5.25V < V- < 0V.
TTL output voltage high and low tested with V+ 4.75V, lr» - 4mA, lot. » 8mA.
I+. I-, and PD tested for worst-case condition of V+ - 5.25V and V- = -5.25V. Output not loaded.
Guaranteed by design. Measured in a high-speed fixture with Cl 15oF. Iq = 2mA See Figure 1 for timing parameter
definitions. Guaranteed for both single- and dual-supply operation.
Propagation delay measured with an input signal of lOOmV. with 5mV overdrive.
Propagation delay skew is defined as the difference in tpo for the complementary outputs, Q and (see Figure 1).











(V+ = +5V, V- = -5V, Ta = +25"C. unless otherwise notBd.)
Typical Operating Characteristics
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(V+ = +5V. V- = -5V. Ta = +25°C. unless otherwise noted.)
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1 QA TTL Output Channel A
2 QA Complementary TTL Output.
Channel A
3 GND Ground
4 CLKA Clock Input, Channel A
5.12 N.C
No Connect Not internally
connected
6 V-
Negative Supply Connect to GND
lor single-supply operation
7 INA- Inverting Input Channel A
S INA+ Nomnvertmg Input. Channel A
9 INB+ Nomnvertmg Input. Channel B
10 INB- Inverting Input. Channel B
11 V+ Positive Supply
13 CLKB Clock Input. Channel B
14 GND Ground
15 QB Complementary TTL Output,
Channels
16 QB TTL Output. Channel B
178











If Military/Aerospace specified device* are required, please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
(Note 5)
LM741A LM741E LM741 LM741C
Supply Voltage ±22V ±22V ±22V ±18V
Power Dissipation (Note 1) 500 mW 500 mW 500 mW 500 mW
Differential Input Voltage ±30V ±30V ±30V ±30V
Input Voltage (Note 2) ±15V ±15V ±15V ±15V
Output Short Circuit Duration Continuous Continuous Continuous Continuous
Operating Temperature Range - 55*C to + 1 25*C 0"C to + 70*C - 55*C to + 125*C 0*C to + 70*C
Storage Temperature Range -65*Cto +150*C -65*Cto +150*C -65*Cto +150*C -65*Cto +150*0
Junction Temperature 150*C 100*C 150*C 100°C
Soldering Information
N-Package (10 seconds) 260*C 260°C 260*C 260*C
J-orH-Package(IOseconds) 300*C 300*C 300"C 3O0*C
M-Package
Vapor Phase (60 seconds) 215*C 215*C 215*C 215*C
Infrared (15 seconds) 215*C 215*C 215*C 215*C
See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering
surface mount devices.
ESD Tolerance (Note 6) 400V 400V 400V 400V




Mm Typ Max Mln Typ Max Mln Typ Max
Input Offset Voltage Ta = 25*C
rs < 10 kn
Rs^son 0.8 3.0
1.0 5.0 2.0 6.0 mV
mV












TA = 25*C,VS = ±20V ±10 ±15 ±15 mV
Input Offset Current Ta = 25-C 3.0 30 20 200 20 200 nA




Input Bias Current ta = 25'C 30 80 80 500 80 500 nA
Tamin ^ Ta ^ Tamax 0.210 1.5 0.8 M
Input Resistance TA = 25*C,VS = ±20V 1.0 6.0 0.3 £0 0.3 2.0 Mil
Tamin ^ ta ^ Tamax.
Vs = ±20V
0.5 Mil
Input Voltage Range Ta = 25'C ±12 ±13 V
Tamin ^ Ta ^ Tamax ±12 ±13 V
Large Signal Voltage Gain TA = 25*C, RL ^ 2 kn
Vs = ±20V.Vo = ±15V
VS = ±15V,V = ±10V
50
50 200 20 200
V/mV
V/mV
Tamin ^ TA £ tamax ,
RL :> 2 Ml,
Vs = ±20V,Vo = ±15V
Vs = ±15V,V = ±10V

















Output Voltage Swing VS = ±20V
RL £ 10 kn




R L i: 10 kit





















Tamin s Ta« Tamax
Rs £ IOMI.Vcm = ±12V
RS £ S0n,VcM= ±12V






Tamin ^ ta ^ tamax.
VS = ±20VtoVs = ±5V
Rs i 5011
rs ^ 10 kn
86 96

















Bandwidth (Note 4) TA = 25-C 0.437 1.5 MHz
Slew Rate Ta = 25*C. Unity Gain 0.3 0.7 0.5 0.5 V/|iS



































Not* 1: Far apswBOJl at etevatod temperatures, those devices must be derated based on thermal resistance, and T| max. listed under "Absolute Maximum
Rattngs"). T, - TA + <•«, Prj).
TheflMCHMlMMOV Cansto(J) MP<H) HOS(M) 80-Sfll)
•u, (Junction to Ambient) 100*C/W iotrc/w 170*C/W nwc/w
•p (Junction to Case) N/A N/A 2S*C/W N/A
Nose 2: For supply voltages leas than ± 15V. the absolute maximum Input voltage is equal to the supply voltage.
No*a * Unless other—js specified, these specifications apply tor Vs - ± 15V. -55*C S TA £ + 125*C (IM741/LM741A). For the LM741C/LM741E. I
pacWcaMona are limned to (TC <> T, <. +7<rc
Not* •: Calculated value from: 8W (MHz) = 0.35/Rlee T)me<M*)
Note ft For mWary speqflcattons see RETS741X tor LM741 and RETS741AX lor LM741A














Order Number LM741J, LM741J/883,
LM741CM, LM741CN or LM741EN
See NS Package Number J08A, M08A or N08E
182










The Address inputs select an 8-bit memory location
a12 I— 2 27 ZZJ WE during a read or write operation.
A7 CZ 3 26 ^ A13 Chip Enable (CE)
NsCZ 4 25 P A8 The Chip Enable input must be LOW to enable all read/
AsCZ 5 24 =3*9 write operations.When CE is HIGH, powerconsumption
is reduced.
a4 C= 6 23 ^ A11
Z3 oe
Output Enable (0T)
a3 c: 7 X28C256 Z The Output Enable input controls the data output buffers
AgCZ 8 21 —I A10 and is used to initiate read operations.
A! CH 9 20 ZD ce Data In/Data Out (l/Oo-l/07)
AoCZ 10 19 Z3 i/o7 Data is written to or read from the X28C256 through the
i/o cr 11 18 ZDi/o6
I/O pins.
i/o 1 CZ 12 17 ZD i/o5 Write Enable (WE)
i/o2m 13 16 Z3 i/o4 The Write Enable input controls the writing of data to theX28C256.




















































































X28C256 -10°C to +85°C
X28C256I. X28C256M -65°C to +135°C
Storage Temperature -65°C to +150°C
Voltage on any Pin with
Respect to Vss -1Vto+7V
D.C. Output Current 5mA
Lead Temperature
(Soldering, 10 seconds) 300°C
'COMMENT
Stresses above those listed under "Absolute Maximum
Ratings" may cause permanent damage to the device.
This is a stress rating only and the functional operation of
the device at these or any other conditions above those
indicated in the operational sections of this specification is
not implied. Exposure to absolute maximum rating condi-











3655 PGM T03 1
D.C. OPERATING CHARACTERISTICS (over recommended operating conditions, unless otherwise specified)
Symbol Parameter
Limits
Units Test ConditionsMin. Typ.<i) Max.
•cc Vcc Current (Active)
(TTL Inputs)
30 60 mA CE = OE = V(L,WI = V,h,
All l/O's = Open, Address
Inputs = .4V/2.4V @ f = 5MHz
'SBI Voc Current (Standby)
(TTL Inputs)
1 2 mA CE~=VIH,15E = V,L
All l/O's = Open. Other Inputs = V,H
lSB2<2> Vcc Current (Standby)
(CMOS Inputs)
200 500 uA Cl~ = Vcc- 0.3V, OE = V,L
All l/O's = Open,
Other Inputs = Vcc - 0.3V
u Input Leakage Current 10 uA V.N = Vss to VCC
>LO Output Leakage Current 10 uA VouT = VsstoVcc.CE" = V(H
V,L(3) Input LOW Voltage -1 0.8 V
V,H<3> Input HIGH Voltage 2 Vcc + 1 V
Vol Output LOW Voltage 0.4 V Iol = 2.1mA
Voh Output HIGH Voltage 2.4 V Iqh = -400uA
1BS5PGM TCH 2
Notas: (1 ) Typical values are lor TA = 25°C and nominal supply voltage and are not tested
(2) Is82 max. of 200mA available from Xicor. Contact local sales office and reference X28C256 C7125.
(3) Vr. min. and v,H max. are for reference only and are not tested.
186
ENDURANCE AND DATA RETENTION
Parameter Mia Units
Endurance 100,000 Cycles
Data Retention 100 Years
3856 PGM T05 3
POWER-UP TIMING
Symbol Parameter Max. Units
tPURw Power-up to Read Operation 100 us
tpuw(4) Power-up to Write Operation 5 ms
1855 PGM T06
CAPACITANCE TA = +25°C, f = 1MHz. VCC = 5V
Symbol Parameter Max. Units Test Conditions
C,/o«) Input/Output Capacitance 10 PF V„o = ov
CINW Input Capacitance 6 PF V,N =0V
36S5 PGM T07 l
AC. CONDITIONS OF TEST MODE SELECTION





3855 PGM T08 1
CE OE We Mode I/O Power
L L h Read DouT Active
L H L Write Din Active
H X X Standby and
Write Inhibit
HighZ Standby
X L X Write Inhibit — —
X X H Write Inhibit — —
3855 PGM T09
Note: (4) This parameter is periodically sampled and not 100% tested




































5. WE Controlled Write Cycle
WRITE CYCLE LIMITS
Symbol Parameter Min.O) Typ.(6) Max. Units
twc<7> Write Cycle Time 5 10 ms
tAS Address Setup Time ns
tAH Address Hold Time 150 ns
tcs Write Setup Time ns
tCH Write Hold Time ns
tew C"E Pulse Width 100 ns
k>ES OE HIGH Setup Time 10 ns
tOEH <5E HIGH Hold Time 10 ns
WvP WE Pulse Width 100 ns
t\WPH WE HIGH Recovery 50 ns
tWPH2(8) SDP WE Recovery 1 lis
tpv Data Valid 1 US
tQS Data Setup 50 ns
tDH Data Hold 10 ns
tow Delay to Next Write 10 US
tBLC<9> Byte Load Cycle 1 100 us
























Notes: (6) Typical values are for TA 25°C and nominal supply voltage
(7) toe is the minimum cycle time to be allowed from the system perspective unless polling techniques are used. It is the maximum
time the device requires to automatically complete the internal write operation.
(8) twf>H is the normal page write operation WE recovery time twpn2 is trio WE recovery time needed only after the end of issuing
the three-byte SDP command sequence and before writing the first byte of data to the array. Refer to Figure 6 which Illustrates
the tyypH2 requirement.
(9) For faster twc and to.c , refer to X28HC256 or X2BVC256.
I XX
6. CE Controlled Write Cycle
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*For each successive write wtrun the page wme operation. Ag- A, 4 should be the same or
writes to an unknown address could occur.
Notes: (10) Between successive byte writes within a page write operation, OE can be strobed LOW: e.g. this can be done with CE and WE
HIGH to fetch data from another memory device within the system for the next write; or with WE HIGH and CE LOW effectively
performing a polling operation.
(11) The timings shown above are unique to page write operations. Individual byte load operations within the page write must
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